

Spartan-6 LX9 MicroBoard	
Avnet Design Services	
www.em.avnet.com/s6microboard	
Function	Sheet Number
Lead Sheet	1
Block Diagram	2
Architecture	3
FPGA Bank 0	4
FPGA Bank 1	5
FPGA Bank 2	6
FPGA Bank 3	7
Power / USB JTAG	8
LPDDR Memory	9
FPGA 10/100 Ethernet PHY	10



Spartan-6 LX9 MicroBoard Rev B

1/28/2011

9:47:02 AM


Copyright 2010, Avnet, Inc. All Rights Reserved.

This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.


Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.


X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

Avnet Engineering Services		
Title: Sheet 1 - Lead Sheet		
Size: B	Document Number: S6-LX9-SCII-B	Rev: B
Date: 1/28/2011	Sheet 1	of 10



*Xs are a "No ERC" directive to the Design Rule Checker to ignore rule violations.


 Avnet Engineering Services	
Title: Sheet 2 - Block Diagram	
Size: B	Document Number: S6-LX9-SCH-B
Date: 1/28/2011	Rev: B
Date: 1/28/2011 Sheet 2 of 10	




X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.




Avnet Engineering Services		
Title: Sheet 3 - Architecture		
Size: C	Document Number: S6-LX9-SCH-B	Rev: B
Date: 1/28/2011	Sheet 3 of 10	



XC6SLX9-2CSG324




CLOCK_Y3 6



X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



AVNET Avnet Engineering Services	
Title: Sheet 4 - FPGA Bank 0	
Size: B	Document Number: SG-LX9-SCH-B
Date: 1/28/2011	Rev: B
Date: 1/28/2011 Sheet 4 of 10	

U4B




XC6SLX9-2CSG324C

PMOD Headers must be placed in line with 400mil spacing pin 6 center to following pin 1 center.




X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



'X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

AVNET Avnet Engineering Services	
Title: Sheet 6 - FPGA Bank 2	
Size: B	Document Number: SG-LX9-SCII-B
Date: 1/28/2011	Sheet 6 of 10



VREF is not required or recommended for LPDDR. It is left disconnected.
 RZQ defaults to N4 in MIG 3.6
 LPDDR does not support calibrated input termination thus no resistor is required for RZQ, and ZIO is not required.
 RZQ and ZIO are left "no connect" no traces should connect to these pins.

When using the MCB with a Low Power DDR device such as the MT46H32M16LFBF-5, the LDQSn and UDQSn pins cannot be configured as user I/Os.

All DDR Signal routing should conform to the PCB Layout Considerations section in the Spartan-6 FPGA Memory Controller User Guide, UG388.


For LPDDR, only DQ bitwapping within a data group (DQ0-7 or DQ8-15) is permitted.

- LPDDR Data Bus**
- FPGA LPDDR DQ0 → FPGA LPDDR_DQ0
 - FPGA LPDDR DQ1 → FPGA LPDDR_DQ1
 - FPGA LPDDR DQ2 → FPGA LPDDR_DQ2
 - FPGA LPDDR DQ3 → FPGA LPDDR_DQ3
 - FPGA LPDDR DQ4 → FPGA LPDDR_DQ4
 - FPGA LPDDR DQ5 → FPGA LPDDR_DQ5
 - FPGA LPDDR DQ6 → FPGA LPDDR_DQ6
 - FPGA LPDDR DQ7 → FPGA LPDDR_DQ7
 - FPGA LPDDR DQ8 → FPGA LPDDR_DQ8
 - FPGA LPDDR DQ9 → FPGA LPDDR_DQ9
 - FPGA LPDDR DQ10 → FPGA LPDDR_DQ10
 - FPGA LPDDR DQ11 → FPGA LPDDR_DQ11
 - FPGA LPDDR DQ12 → FPGA LPDDR_DQ12
 - FPGA LPDDR DQ13 → FPGA LPDDR_DQ13
 - FPGA LPDDR DQ14 → FPGA LPDDR_DQ14
 - FPGA LPDDR DQ15 → FPGA LPDDR_DQ15
- FPGA LPDDR DATA 9

- LPDDR Address Bus**
- FPGA LPDDR A0 → FPGA LPDDR_A0
 - FPGA LPDDR A1 → FPGA LPDDR_A1
 - FPGA LPDDR A2 → FPGA LPDDR_A2
 - FPGA LPDDR A3 → FPGA LPDDR_A3
 - FPGA LPDDR A4 → FPGA LPDDR_A4
 - FPGA LPDDR A5 → FPGA LPDDR_A5
 - FPGA LPDDR A6 → FPGA LPDDR_A6
 - FPGA LPDDR A7 → FPGA LPDDR_A7
 - FPGA LPDDR A8 → FPGA LPDDR_A8
 - FPGA LPDDR A9 → FPGA LPDDR_A9
 - FPGA LPDDR A10 → FPGA LPDDR_A10
 - FPGA LPDDR A11 → FPGA LPDDR_A11
 - FPGA LPDDR A12 → FPGA LPDDR_A12
 - FPGA LPDDR BA0 → FPGA LPDDR_BA0
 - FPGA LPDDR BA1 → FPGA LPDDR_BA1
- FPGA LPDDR ADDRESS 9

- LPDDR Control**
- FPGA LPDDR CAS# → FPGA LPDDR_CAS#
 - FPGA LPDDR RAS# → FPGA LPDDR_RAS#
 - FPGA LPDDR WE# → FPGA LPDDR_WE#
 - FPGA LPDDR CK_E → FPGA LPDDR_CKE
 - FPGA LPDDR CK_P → FPGA LPDDR_CK_P
 - FPGA LPDDR CK_N → FPGA LPDDR_CK_N
 - FPGA LPDDR UDM → FPGA LPDDR_UDM
 - FPGA LPDDR LDQS → FPGA LPDDR_LDQS
 - FPGA LPDDR LDM → FPGA LPDDR_LDM
- FPGA LPDDR CONTROL 9

X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



*Xs are a "No ERC" directive to the Design Rule Checker to ignore rule violations.


LPDDR Address Bus

FPGA_LPDDR_A0	FPGA_LPDDR_A0
FPGA_LPDDR_A1	FPGA_LPDDR_A1
FPGA_LPDDR_A2	FPGA_LPDDR_A2
FPGA_LPDDR_A3	FPGA_LPDDR_A3
FPGA_LPDDR_A4	FPGA_LPDDR_A4
FPGA_LPDDR_A5	FPGA_LPDDR_A5
FPGA_LPDDR_A6	FPGA_LPDDR_A6
FPGA_LPDDR_A7	FPGA_LPDDR_A7
FPGA_LPDDR_A8	FPGA_LPDDR_A8
FPGA_LPDDR_A9	FPGA_LPDDR_A9
FPGA_LPDDR_A10	FPGA_LPDDR_A10
FPGA_LPDDR_A11	FPGA_LPDDR_A11
FPGA_LPDDR_A12	FPGA_LPDDR_A12
FPGA_LPDDR_BA0	FPGA_LPDDR_BA0
FPGA_LPDDR_BA1	FPGA_LPDDR_BA1

LPDDR Control

FPGA_LPDDR_CAS#	FPGA_LPDDR_CAS#
FPGA_LPDDR_RAS#	FPGA_LPDDR_RAS#
FPGA_LPDDR_WE#	FPGA_LPDDR_WE#
FPGA_LPDDR_CKE	FPGA_LPDDR_CKE
FPGA_LPDDR_CK_P	FPGA_LPDDR_CK_P
FPGA_LPDDR_CK_N	FPGA_LPDDR_CK_N
FPGA_LPDDR_UDQS	FPGA_LPDDR_UDQS
FPGA_LPDDR_LDQS	FPGA_LPDDR_LDQS
FPGA_LPDDR_UDM	FPGA_LPDDR_UDM
FPGA_LPDDR_LDM	FPGA_LPDDR_LDM

All DDR Signal routing should conform to the PCB Layout Considerations section in the Spartan-6 FPGA Memory Controller User Guide, UG388.



*X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

