

EDK Base System Builder (BSB) support for XUPV2P Board

Xilinx University Program

May 2005

What is **BSB**?

- The Base System Builder (BSB) wizard is a software tool that help users quickly build a working system targeted at a specific development board.
- Based on the user's board selection, BSB will offer the user a number of options for creating a basic system on that board. These options include processor type, debug interface, cache configuration, memory type and size, and peripheral selection. For each option, functional default values will be preselected in the GUI.
- Upon exit of BSB, a hardware specification (MHS) file and software specification (MSS) file will be created and loaded into the user's XPS project. The user may then optionally further enhance the design in the Xilinx Platform Studio (XPS) GUI.
- The Base System Builder will also optionally generate a software project called "TestApp" which contains a sample application and linker script and can be compiled and run on the hardware on the target development board. Note that XPS supports multiple software projects for every hardware system, each of which may contain its own set of source files and linker script.
- Chapter 3 of the EDK System Tools Manual is good reference:
 - <u>http://www.xilinx.com/ise/embedded/est_rm.pdf</u>



Objective

- Use a BSB design (or derivative) as the basis for:
 - Standalone processor based designs
 - Board Support Packages for PP405 Linux and Microblaze uCLinux
- Since it is a general tool, BSB designs are not optimum for every configuration but provide a starting point for further development since it provides reasonable defaults for all parameters not changed by the user



XUPV2P Development System



XILINX

Mini-Howto

- Use EDK 7.1 SP1 (H.11.3) and ISE 7.1 SP2 (H.40)
- Launch EDK Platform Studio (XPS) and select BSB flow
 - Point the User Peripheral Repository Directory to the EDK XUP-V2P support files

Create New Project Using Base System Builder W	/izard 🛛 🕐 🔀
New Project The project file will be created in the current directory if a part Project File system	th is not specified. Browse
 Peripheral Repository Directory (Advanced Option) User Peripheral Repository search path for IP, driver and Can be a semicolon separated list of directories. 	d library files.
c:\xup_v2pro_dev_brd\lib	Browse
OK	Cancel



BSB Board Selection

- Select "I would like to create a new design" versus using a previous BSB session as a starting point
- The "XUP Virtex-II Pro Development System" should be listed under the Xilinx board vendor

Base System Builder - Select Board	
Select a target development board:	
Board Vendor Xilinx	
Board Name XUP Virtex-II Pro Development System	
Board Revision C	
Vendor's Website Contact Info Download Third Party Board Definition Files	
 I would like to create a system for a custom board Board Description The XUP Virtex-II Pro Development System provides an advanced hardware platform that consists of a high performance Virtex-II Pro Platform FPGA surrounded by a comprehensive collection of peripherals that can be used to create a complex system and to demonstrate the capability of the Virtex-II Pro Platform FPGA. 	
More Info	Dancel
	A.T.

BSB Processor Selection

 BSB supports both the PowerPC405 and Microblaze processors, select the Microblaze processor for now

The board you sele	cted has the following FPGA device: Device Size: Package: Speedgrade:	
virtex2p	▼ xc2vp30 ▼ f836 ▼ -7 ▼	
Select the processo	or you would like to use in this design:	
<u>MicroBlaze</u> <u>RowerPC</u>		
N FowerFC		
	Ethernet 1MB SRAM	
Processor Des The MicroBlaz	cription e(TM) 32-bit soft processor is a RISC-based engine with a	
32 register by 3 instructions for BlockRAM and the FPGA fabri	32 bit LUT RAM-based Register File, with separate data and memory access. It supports both on-chip d/or external memory. All peripherals are implemented on ic and operate off the on-chip peripheral bus (OPB).	
<u>M</u> ore Info	< Back Next >	<u>C</u> ancel

BSB Processor Options

 Accept the default Microblaze Processor Options

Base System Builder - C	onfigure Processor	
MicroBlaze	i	
- System Wide Settings-		
Reference Clock Frequency:	Processor-Bus Clock Frequency:	
100.00 MHz	100.00 v MHz	
Reset Polarity Active	LOW	
Processor Configuration Debug I/F © Dn-chip H/W o C MD with S/W	debug module / debug stub	
	Local Data and	
Mich	Blaze (Uses BRAM) 8 KB	
Cache No Cache Enable CacheL	C Enable OPB Cache	
<u>M</u> ore Info	< <u>B</u> ack <u>N</u> ext > <u>(</u>	Cancel
		VIII I
		XILI

BSB Peripheral Selection

- The user can now include various peripherals provided on the board and select among parameters for each peripheral
 - Select to include RS232_UART_1, LEDs_4Bit, DIPSWs_4Bit, and PushButtons_5Bit
- BSB will optionally create example software applications (TestApps)
 - Accept default options



BSB System Overview

Finally BSB lists the system configuration summary for the generated design

Base System Builder - System Created

Below is a summary of the system you have created. Please review the information below. If it is correct, hit <Generate> to enter the information into the XPS data base and generate the system files. Otherwise return to the previous page to make corrections.

Processor: Microblaze System clock frequency: 100.000000 MHz Debug interface: On-Chip HW Debug Module On Chip Memory: 8 KB

The address maps below have been automatically assigned. You can modify them using the editing features of XPS.

OPB Bus : OPB_V20 Inst. name: mb_opb Attached Components:			
Core Name	Instance Name	Base Addr	High Addr
opb_mdm	debug_module	0x41400000	0x4140FFFF
opb_uartlite	RS232_Uart_1	0x40600000	0x4060FFFF
opb_gpio	LEDs_4Bit	0x40020000	0x4002FFFF
opb_gpio	DIPSWs_4Bit	0x40040000	0x4004FFFF
opb_gpio	PushButtons_5Bit	0x40000000	0x4000FFFF

LMB Bus : LMB_V10 Inst. name: ilmb Attached Components:			
Core Name	Instance Name	Base Addr	High Addr
lmb_bram_if_cntlr	ilmb_ontlr	0x00000000	0x00001FFF

LMB Bus : LMB_	V10 Inst. name: (dlmb Attached C	omponents:
Core Name	Instance Name	Base Addr	High Addr
lmb_bram_if_cntlr	dimb_ontir	0x0000000	0x00001FFF

EDK Xilinx Platform Studio (XPS)

- After BSB finishes, XPS provides several options for the next path → Select Download the design
 - Any of these operations can be performed from the main XPS window
 - However, before the design can be downloaded, it must first be implemented



Design Implementation

- A bunch of things happen under the hood!!
 - An HDL representation of the design will be created in the hdl directory
 - Each submodule is synthesized into netlists stored in subdirectories under implementation
 - Ngdbuild combines the netlists and performs DRCs
 - The netlist is placed and routed (par) and a bitfile is generated
 - The software device drivers are compiled into libraries
 - The user application is compiled and linked against the libraries to created an executable elf file
 - Finally, the BRAMs in the bit file which comprise the program memory are configured with the contents of the elf file
 - Implementation/download.bit is the file to program the FPGA!



Serial Output

- Connect a RS232 serial cable from the XUP-V2P board serial port to the PC
- Open a terminal (i.e., HyperTerminal) for 9600baud, 8data bits, No Parity, 1 Stop bit and No flow control

😓 9600 - HyperTerminal File Edit View Call Transfer Help	
Entering main() Exiting main() -	
-	

You've Done It!





TestApplication

- BSB also generates a simple test application
 - Each IO EDK peripheral is wiggled by software
 - LEDs are flashed and the Switches/Pushbuttons are read
- First, enable the TestApp_Peripheral
- Then, uncomment the xil_printfs so that the state of the switches/pushbuttons are displayed



Interfacing with Peripherals



TestApplication Modification



Downloading the TestApp

 Select Tools→Download and the software is recompiled, programmed into the FPGA bitstream, and then downloaded to the board

May 2005

9600 - HyperTerminal Ele Edit View Call Transfer Help B	
<pre> Entering main() Running UartLiteSelfTestExample() for debug_module UartLiteSelfTestExample PASSED Data read from DIPSWs_4Bit: 0xF Exiting main() Entering main() Running UartLiteSelfTestExample() for debug_module UartLiteSelfTestExample PASSED Data read from DIPSWs_4Bit: 0x3 Data read from PushButtons_5Bit: 0x1F Exiting main()</pre>	The FPGA was configured twice. The second time the two left DipSwitches were moved to the up position resulting in different values being read.
Connected 0:00:21 Auto detect 9600 8-N-1 SCROLL CAPS NUM Capture Print echo	XI XI

Simulation Setup

- Select Options→Project
 Options and either point to
 already compiled libraries or
 compile them new
 - Note: For PowerPC405 simulations, also need to set up SmartModel SWIFT support. See "Simulation in EDK" in the "Platform Studio User Guide"





Simulation Script

- Select Tools→Start HDL Simulator
 - Enter the following commands (or as a do script) at the modelsim prompt
 - Note: Do not have external peripherals modeled



Modelsim Simulation Commands

Make sure to set EDK to compile for verilog

do system.do vsim system system_conf glbl add wave -radix hexadecimal /*

Enable the viewing of the Microblaze registers ... set mb_register_path "/system/microblaze_0/microblaze_0/data_flow_i"

... add them to the modelsim view window quietly WaveActivateNextPane add wave -noupdate -divider {CPU Registers} add wave -radix hexadecimal -label PC \$mb_register_path/pc_ex add wave -radix hexadecimal -label MSR \$mb_register_path/msr

force sys_rst_pin 0, 1 1us force sys_clk_pin 0, 1 5ns -r 10ns run 100us



Waveform Output

-	wave – default
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>I</u> nsert F <u>o</u> rmat <u>I</u>	ools <u>W</u> indow
<pre> /system/ilmb_Sl_DBus /system/ilmb_Sl_Ready /system/ilmb_port_BRAM_Addr /system/ilmb_port_BRAM_Clk /system/ilmb_port_BRAM_Din /system/ilmb_port_BRAM_Dout /system/ilmb_port_BRAM_EN /system/ilmb_port_BRAM_Rst </pre>	"Ente" being sent to the JTAG UART (part of the actual data transmission)
 B→2 /System/1Imb_port_BRAM_WEN 	0 0
 	O N1 X1 X1 </th
 → /system/mb_opb_orb_otdus → /system/mb_opb_OPB_MGrant /system/mb_opb_OPB_RNW /system/mb_opb_OPB_Rst /system/mb_opb_OPB_retry /system/mb_opb_OPB_retry 	
 /system/mb_opb_OPB_select /system/mb_opb_OPB_seqAddr /system/mb_opb_OPB_timeout /system/mb_opb_OPB_xferAck /system/mb_opb_S1_DBus /system/mb_opb_S1_errAck 	
 B→2 /system/mb_opb_S1_retry B→2 /system/mb_opb_S1_toutSup B→2 /system/mb_opb_S1_xferAck Ø /system/net_gnd0 	
Now Cursor 1	5100 ps 00 ns 4800 ns 4800 ns 5100 ps 3685100 ps
3581368 ps to 5002956 ps	

XUPV2P BSB support 22

Design Size and Implementation Time

- Design Size: Currently only 3% of 2VP30 FPGA for entire Microblaze design
 - There is a lot of room for more peripherals!
- Implementation Time from start to finish: Half Hour!

