

Spartan-3A/3AN Starter Kit Board Schematic

(Annotated)

21-AUG-2007






For additional information ...

www.xilinx.com/s3astarter




See [UG334: Spartan-3A/3AN Starter Kit User Guide](#) for further information on each board feature




Hirose FX2 100-pin Expansion Connector




Six-pin Accessory Headers





Connectorless Debugging Port Landing Pads



DAC Analog Outputs





ADC Analog Inputs





TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION FX2 Expansion Connector, 6-pin Headers		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 2 of 17	DOC# 500-112	REVISION C	DATE 12-13-2006-16:57


SPI PROM select jumpers



Clock Input/Output SMA connector






PS/2 Mouse/Keyboard connector




The PS/2 connector has primary and secondary connections to the FPGA. The secondary connections are available by attaching an external Y-splitter cable.

Stereo Audio mini jack




TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION RS-232, VGA, Audio ports, SMA connector		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 3 of 17	DOC# 500-112	REVISION C	DATE 12-13-2006-16:57

LAN8700 10/100 Ethernet PHY





LAN8700 10/100 Ethernet PHY


RJ-45 Connector



TITLE				Spartan-3A/3AN Starter Kit Board			
DESCRIPTION				10/100 Ethernet PHY, magnetics			
Copyright 2006							
SHEET 4 of 17		DOC# 500-112		REVISION C		DATE 12-13-2006_16:57	




National Semiconductor
www.national.com/pf/LP/LP3906.html




TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION Voltage regulators		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 5 of 17	DOC# 500-112	REVISION C	DATE 12-13-2006_16:56

Resistors R272, R275, R277, R279 must be 0 ohm if external feedback networks are removed.



JTAG Header



FPGA Configuration Control




SUSPEND slide switch




FPGA Mode Select jumper (Jumper J26)

Master Serial




Also enable Platform Flash PROM using Jumper J46

JTAG




Disable Platform Flash PROM by removing Jumper J46


Master SPI




Master BPI



(Spartan-3AN only)
Master Internal SPI




PROG_B jumper




PROG_B pushbutton



DONE LED




Platform Flash Enable Jumper (Jumper J46)



Platform Flash PROM

Platform Flash Enable Jumper (Jumper J46)




JTAG Header

SUSPEND switch


PROG_B pushbutton

DONE LED



Platform Flash Enable (Jumper J46)

Platform Flash PROM



Second 4 Mbit Platform Flash PROM is not mounted



Spartan-3A/3AN Starter Kit Board

DESCRIPTION
Configuration, Mode pins, Platform Flash PROM
SUSPEND pin, JTAG header

ENGINEER

CC

AUTHOR

GMA

SHEET 6 of 17

DOC# 500-112




REVISION C

DATE 12-13-2006-16:56

FPGA: XC3S700A/AN-4FGG484C(E)

FPGA: XC3S700A/AN-4FGG484C(ES)

BANK 1		BANK 0	
NF-BYTE Y21	IO_L01N_1-LDC2	IO_L30N_1_A15	G22 NF-A15
NF-WF AA22	IO_L01P_1-HDC	IO_L30P_1_A14	H22 NF-A14
NF-CEO W20	IO_L02N_1-LDC0	IO_L32N_1	K18 FX2-IQ31
NF-QE W19	IO_L02P_1-LDC1	IO_L32P_1	K17 FX2-IQ32
NF-A1 T18	IO_L03N_1-A1	IO_L33N_1_A17	H20 NF-A17
NF-A0 T17	IO_L03P_1-A0	IO_L33P_1_A16	H21 NF-A16
LD7 W21	IO_L05N_1	IO_L34N_1_A19	F21 NF-A19
LD6 Y22	IO_L05P_1	IO_L34P_1_A18	F22 NF-A18
LD5 V20	IO_L06N_1	IO_L36N_1	G20 FX2-IQ27
LD4 V19	IO_L06P_1	IO_L36P_1	G19 FX2-IQ28
NF-D10 V22	IO_L07N_1	IO_L37N_1	H19 FX2-IQ29
NF-D9 W22	IO_L07P_1	IO_L37P_1	J18 FX2-IQ30
NF-D11 U21	IO_L09N_1	IO_L38N_1	F20 FX2-IQ25
NF-D12 U22	IO_L09P_1	IO_L38P_1	E20 FX2-IQ26
LD3 U19	IO_L10N_1	IO_L40N_1	F18 FX2-IQ23
LD2 U20	IO_L10P_1	IO_L40P_1	F19 FX2-IQ24
NF-D13 T22	IO_L11N_1	IO_L41N_1	D22 FX2-IQ21
NF-D8 T20	IO_L11P_1	IO_L41P_1	E22 FX2-IQ22
LD1 T19	IO_L13N_1	IO_L42N_1	D20 FX2-IQ19
LD0 R20	IO_L13P_1	IO_L42P_1	D21 FX2-IQ20
NF-RP R22	IO_L14N_1	IO_L44N_1_A21	C21 NF-A21
NF-D14 R21	IO_L14P_1	IO_L44P_1_A20	C22 NF-A20
NF-ST5 P22	IO_L15N_1_VREF_1	IO_L45N_1_A23	B21
FX2-IQ40 P20	IO_L15P_1	IO_L45P_1_A22	B22
NF-A3 P18	IO_L17N_1_A3	IO_L46N_1_A25	G17
NF-A2 R19	IO_L17P_1_A2	IO_L46P_1_A24	G18
NF-A5 N21	IO_L18N_1_A5	IP_L04N_1_VREF_1	R16
NF-A4 N22	IO_L18P_1_A4	IP_L04P_1	R15
NF-A7 N19	IO_L19N_1_A7	IP_L08N_1	P16
NF-A6 N20	IO_L19P_1_A6	IP_L08P_1	P15
NF-A9 N17	IO_L20N_1_A9	IP_L12N_1_VREF_1	R18
NF-A8 N18	IO_L20P_1_A8	IP_L12P_1	R17
FX2-CLKOUT L22	IO_L21N_1_RHCLK1	IP_L16N_1_VREF_1	N16
FX2-CLKIN M22	IO_L21P_1_RHCLK0	IP_L16P_1	N15
FX2-IQ39 L20	IO_L22N_1_TRDY1_RHCLK3	IP_L23N_1	M16
FX2-CLKIO L21	IO_L22P_1_RHCLK2	IP_L23P_1	M17
FX2-IQ37 M20	IO_L24N_1_RHCLK5	IP_L27N_1	L16
FX2-IQ38 M18	IO_L24P_1_RHCLK4	IP_L27P_1_VREF_1	M15
FX2-IQ33 K19	IO_L25N_1_RHCLK7	IP_L31N_1	K16
FX2-IQ34 K20	IO_L25P_1_IRDY1_RHCLK6	IP_L31P_1	L15
NF-A11 J22	IO_L26N_1_A11	IP_L35N_1	K15
NF-A10 K22	IO_L26P_1_A10	IP_L35P_1_VREF_1	K14
FX2-IQ35 L19	IO_L28N_1	IP_L39N_1	H18
FX2-IQ36 L18	IO_L28P_1	IP_L39P_1	H17
NF-A13 J20	IO_L29N_1_A13	IP_L43N_1_VREF_1	J15
NF-A12 J21	IO_L29P_1_A12	IP_L43P_1	J16
		IP_L47N_1	H15
		IP_L47P_1_VREF_1	H16



TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION FPGA I/O Bank 0 and Bank 1, Clock Oscillators		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 7 of 17	DOC# 500-112	REVISION C	DATE 12-13-2006_16:56



FPGA: XC3S700A/AN-4FGG484C(ES)

FPGA: XC3S700A/AN-4FGG484C(ES)


BANK 3

BANK 2

FPGA I/O Bank 3 is dedicated to the DDR2 SDRAM interface






interface




AWAKE LED

AWAKE LED



* indicates NO CONNECT on the XC3S700A



TITLE Spartan-3A/AN Starter Kit Board			
DESCRIPTION FPGA I/O Bank 2 and Bank 3		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 8 of 17	DOC# 500-112	REVISION C	DATE 12-13-2006-16:56

C


C



B

B

A

A







TITLE			
Spartan-3A/3AN Starter Kit Board			
DESCRIPTION		ENGINEER	
FPGA Power Supply Decoupling		CC	
Copyright 2006		AUTHOR	
GMA		DATE	
SHEET	9 of 17	DOC#	500-112
REVISION		C	
DATE			
12-13-2006_16:56			

Analog-to-Digital Converter (ADC)

LTC1407-1, two-channel, 12-bit resolution, serial


www.linear.com/pc/productDetail.do?navId=H0,C1,C1155,C1001,C1158,P2484



Programmable Gain Amplifier (AMP)

LTC6912-1, two-channel, serial

www.linear.com/pc/productDetail.do?navId=H0,C1,C1154,C1009,C1121,P7596




Thevenin termination to improve the signal integrity on these high-fanout signals.

Digital-to-Analog Converter (DAC)



LTC2624, four-channel, 12-bit resolution, serial

www.linear.com/pc/productDetail.do?navId=H0,C1,C1155,C1005,C1156,P2048



ADC, DAC, pre-amplifier

Analog headers (see sheet 2)





The DAC_REF_CD voltage is programmable via the I2C control interface on the LP3906 voltage regulator designated as IC18 on sheet 5. At power-up, this reference voltage is 3.3V.



TITLE Spartan-3A/3AN Starter Kit Board


DESCRIPTION		ENGINEER	
ADC, DAC, and Pre-amplifier		CC	
Copyright 2006		AUTHOR	
		GMA	
SHEET	DOC#	REVISION	DATE
10 of 17	500-112	C	12-13-2006_16:56

DESIGN NOTE: The Revision C board has an inductor in this location. Shorting across this location improves high-frequency DDR2 SDRAM interface performance. The Revision D board uses a 0Ω resistor.




DESIGN NOTE: The Revision C board has an inductor in this location. Shorting across this location improves high-frequency DDR2 SDRAM interface performance. The Revision D board uses a 0Ω resistor.

DDR2 SDRAM device
Termination network
Connects to FPGA I/O Bank 3




The DDR2 SDRAM interface has specific pin assignment and layout requirements to support the Xilinx Memory Interface Generator (MIG) software. See the "DDR SDRAM" chapter in [UG334: Spartan-3A/3AN Starter Kit User Guide](#).

TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION 32Mx16 DDR2 SDRAM		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 11 of 17	DOC# 500-112	REVISION C	DATE 12-13-2006-16:56



DONE
 CE PROM
 GND
J46

To configure from parallel NOR Flash, remove Jumper J46 to disable the Platform Flash PROM



STMicroelectronics M29DW323DT 32 Mbit, x8/x16 parallel NOR Flash

M0
 M1
 M2
J26


To configure from parallel NOR Flash, set the FPGA mode select pins using Jumper J26 as shown

STMicro/Spansion/Atmel TFBGA48

www.st.com/stonline/products/families/memories/fl_nor_emb/fl_m29dw.htm

TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION M29DW323DT x8/x16 Parallel NOR Flash Copyright 2006		ENGINEER CC AUTHOR GMA	
SHEET 12 of 17	DOC# 500-112	REVISION C	DATE 12-13-2006-16:56


Atmel AT45DB161D 16 Mbit serial DataFlash[®]PROM



www.atmel.com/products/DataFlash/

NOTE: Only one of these devices may be loaded at the same time.

STMicroelectronics M25P16 16 Mbit SPI serial Flash PROM



STMicroelectronics



www.st.com/stonline/products/families/memories/fl_ser/index.htm

NOTE: Only one of these devices may be loaded at the same time.

The Spartan-3A Starter Kit board supports multiple pad landings for each SPI Flash architecture. However, only one STMicro and one Atmel PROM are mounted on the board.

Jumper J1 defines which SPI Flash is used for SPI mode configuration and which is available using a second SPI slave select signal.

NOTE: Jumper J1 appears on schematic Page 3.



Configure From: **Atmel**



STMicro

Atmel Select Signal: **SPI_SS_B**


ALT_SS_B

STMicro Select Signal: **ALT_SS_B**

SPI_SS_B



Remove Jumper J46 to configure FPGA from SPI Flash PROM





Master SPI Mode M[2:0]=<0:0:1>



TITLE **Spartan-3A/3AN Starter Kit Board**



DESCRIPTION		ENGINEER	
STMicro SPI serial Flash, Atmel serial DataFlash		CC	
Copyright 2006		AUTHOR	
SHEET 13 of 17		GMA	
DOC# 500-112	REVISION C	DATE 12-13-2006_16:56	



The DDR2 SDRAM interface has specific pin assignment and layout requirements to support the Xilinx Memory Interface Generator (MIG) software. See the "DDR SDRAM" chapter in [UG334: Spartan-3A/3AN Starter Kit User Guide](#).




TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION DDR2 SDRAM Termination Network (1 of 2)		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 15 of 17	DOC# 500-112	REVISION B2	DATE 12-13-2006_16:56





The DDR2 SDRAM interface has specific pin assignment and layout requirements to support the Xilinx Memory Interface Generator (MIG) software. See the "DDR SDRAM" chapter in UG334: [Spartan-3A/3AN Starter Kit User Guide](#).




TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION DDR2 SDRAM Termination Network (2 of 2)		ENGINEER CC	AUTHOR GMA
Copyright 2006		DATE 12-13-2006_16:56	
SHEET 16 of 17	DOC# 500-112	REVISION B2	



Bank 2



Bank 0



Pairs of pins on the header form potential differential I/O pairs.


Optionally, each pin can be a single-ended I/O pin.

Each individual differential I/O pair is routed with matched 100-ohm impedance.

The receive clock differential pair feeds the GCLK6 and GCLK7 global clock inputs, which in turn connect to the top, right DCM labeled DCM_X2Y3

If using differential inputs, set the DIFF_TERM=TRUE constraint. There are no external termination resistors provided on the board.

```
INST <I/O_BUFFER_INSTANTIATION_NAME> DIFF_TERM = "TRUE" ;
```



Recieve stake pins

Transmit stake pins

*NOTE: These signals are 100Ω Differential pairs and must be routed within 0.25"



TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION Differential I/O Headers		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 17 of 17	DOC# 500-112	REVISION B2	DATE 12-13-2006-16:56