

L9669

FAULT TOLERANT CAN TRANSCEIVER

PRODUCT PREVIEW

- L9669 FAULT TOLERANT DIFFERENTIAL CAN TRANSCEIVER
- OPERATING SUPPLY VOLTAGE 6V TO 28V, TRANSIENTS UP TO 40V
- LOW QUIESCENT CURRENT IN STANDBY MODE (<160µA) AND SLEEP MODE (<65µA)</p>
- ON CHIP DIAGNOSIS FOR ERRORS ON THE PHYSICAL BUSLINES WITH MICRO CONTROLLER INTERFACE
- OPTIMIZED EMI BEHAVIOUR DUE TO LIMITED AND SYMMETRIC SLOPES OF CAN SIGNALS
- AUTOMATIC SWITCHING TO SINGLE WIRE MODE UPON BUS FAILURES
- TWO-EDGE SENSITIVE WAKE-UP PIN



DESCRIPTION

The L9669 is an integrated circuit which contains a CAN physical line interface. It integrates all main local functions for automotive body electronic applications connected to a CAN bus.



This is preliminary information on a new product now in development. Details are subject to change without notice.

L9669

Figure 2. Pin Connection top view.



Table 1. Pin Functions

N°	Pin	Function
1	INH	Inhibit Output - for switching external 5V Regulator
2	TXD	Transmit Data Input - active LOW dominant Bit transmission
3	RXD	Receive Data Output - active LOW dominant Bit reception
4	NERR	Error/Diagnostic Output - active LOW error/Wake-up and Diagnostic output
5	NSTB	Not Standby Input - Digital control signal for low power modes
6	EN	Enable Input/Diagnostic Clock - Digital control signal for low power modes/Diagnostic clock
7	WAKE	Wake-Up Input - If level of V_{WAKE} changes the device initiates a wake-up from sleep mode by switching INH to VS
8	RTH	Termination Resistor for CANH - controlled by internal error management
9	RTL	Termination Resistor for CANL - controlled by internal error management
10	VCC	Supply Voltage Input - +5V
11	CANH	High Voltage Bus Line - High: dominant state
12	CANL	Low Voltage Bus Line - Low: dominant state
13	GND	Ground
14	VS	Battery Voltage Input - +12V

Table 2. Thermal Data

Symbol	Parameter	Value	Unit
R _{thj-amb}	Thermal resistance junction to ambient	120	°C/W

Table 3. Absolute Maximum Ratings

For externally applied voltages or currents exceeding these limits damage of the circuit may occur!

Symbol	Parameter	Value	Unit
V _{S-DC}	DC operating battery voltage	-0.3 to +28	V
V _{S-P}	Pulse operating battery voltage (t<400ms)	-0.3 to +40	V
V _{CC}	Supply voltage	-0.3 to +6	V
V _{CANH,L} -DC	DC voltage CANH, CANL	-10 to +27	V
V _{CANH,L-P}	Pulse voltage CANH, CANL (t < 0.1ms)	-40 to +40	V
V _X	Voltage TXD, RXD, NERR, NSTB, EN	-0.3 to V _{CC} +0.3	V
V _{WAKE}	Voltage WAKE	-0.3 to V _S +0.3	V
T _{STG}	Storage temperature	-55 to +150	°C
Tj	Operating junction temperature	-40 to +150	°C

Notes: 1. All pins of the IC are protected against ESD. The verification is performed according to MIL 883C, human body model with

 $R = 1.5k\Omega$, C = 100pF and discharge voltage ±2000V, corresponding to a maximum discharge energy of 0.2mJ. 2. Voltage forced means voltage limited to specified values while current is not limited. Current forced means voltage unlimited but current limited to specified value.

Table 4. Electrical Characteristcs

 V_{CC} = 5V, V_S = 14V, T_j = -40°C to 150°C unless otherwise specified.

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Supplies						
I _{SSL}	Supply current in sleep mode $(I_{SSL} = I_{VS})$	$V_{CC} = 0V$ $T_j < 90^{\circ}C$			65	μΑ
I _{SSB}	Supply current in standby mode (I _{SSB} = I _{VS} + I _{VCC})	T _j < 90°C			160	μΑ
CAN Line	Interface					
V _{r-d}	Differential receiver recessive to dominant threshold V _{CANH} - V _{CANL}	No bus errors.	-3.25		-2.65	V
V _{d-r}	Differential receiver dominant to recessive threshold V _{CANH} - V _{CANL}	No bus errors.	-3.25		-2.65	V
V _{CANHr}	CANH recessive output voltage	$V_{TXD} = V_{CC}$ R _{RTH} < 4k Ω			0.2	V
VCANHd	CANH dominant output voltage	V _{TXD} = 0V I _{CANH} = -40mA	V _{CC} - 1.4			V
VCANLr	CANL recessive output voltage	$V_{TXD} = V_{CC}$ $R_{RTH} < 4k\Omega$	V _{CC} - 0.2			V
V _{CANLd}	CANL dominant output voltage	V _{TXD} = 0V I _{CANL} = 40mA			1.4	V

Table 4. Electrical Characteristcs (continued) V_{CC} = 5V, V_S = 14V, T_j = -40°C to 150°C unless otherwise specified.

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
I _{CANH}	CANH output current	V _{CANH} = 0V V _{TXD} = 0V	-140	-110	-70	mA
I _{CANL}	CANL output current	$V_{CANL} = 5V$ $V_{TXD} = 0V$	70	110	140	mA
I _{CANHI}	CANH leakage current	V _{CANH} = 14V Sleep mode.		0		μΑ
I _{CANLI}	CANL leakage current	V _{CANL} = 0V Sleep mode.		0		μΑ
VCANHWK	CANH wake-up voltage	Sleep/standby mode.	1.2	1.9	2.7	V
V _{CANLWK}	CANL wake-up voltage	Sleep/standby mode.	2.4	3.1	3.8	V
V _{CANHs}	CANH single ended receiver threshold	Normal mode.	1.5	1.8	2.15	V
V _{CANLs}	CANL single ended receiver threshold	Normal mode.	2.7	3.1	3.4	V
V _{CANHOV}	CANH overvoltage detection threshold	Normal mode.		7.2		V
VCANLOV	CANL overvoltage detection threshold	Normal mode.		7.2		V
t _d	Propagation delay TXD to RXD recessive to dominant	$C_1 = C_2 = 3.3$ nF R ₁ = 100 Ω		1		μs
t _{r, f}	CANH, CANL output rise/fall time recessive to dominant	$\begin{array}{l} 10\% \mbox{ to } 90\% \\ C_1 = C_2 = 3.3 \mbox{nF} \\ R_1 = 100 \Omega \end{array}$		1		μs
t _{wuC}	Minimum dominant time for wake-up on CANH or CANL	Sleep/standby mode.	8		60	μs
Terminati	on RTH, RTL					
R _{RTH}	Internal RTHto GND switch-on resistance	Normal mode. No errors. 1V < V _{RTH} < 4V		45		W
I _{RTH}	Internal RTHto GND pull down current	Normal mode. Error 3. 1V < V _{RTH} < 4V		75		μΑ
R _{RTL}	Internal RTLto VCC switch-on resistance	Normal mode. No errors. 1V < V _{RTL} < 4V		45		W
I _{RTL}	Internal RTLto VCC pull up current	Normal mode. Error 4, 6 or 7. 1V < V _{RTL} < 4V		-75		μΑ
R _{RTL-VS}	Internal RTLto VS termination resistance	Sleep/standby mode.		13		kΩ

Table 4. Electrical Characteristcs (continued) $V_{CC} = 5V, V_S = 14V, T_j = -40^{\circ}C$ to 150°C unless otherwise specified.

	- ,	•				
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
R _{RTH,} RTL	External termination resistance		0.5		16	kΩ
Input TXI)		l	1	1	
V _{TXDh}	TXD high level input voltage		4		V _{VCC}	V
V _{TXDI}	TXD low level input voltage		0		0.9	V
Outputs I	RXD, NERR		1	I		
V _{Xh}	High level output voltage		V _{VCC} - 0.9		V _{VCC}	V
V _{XI}	Low level output voltage		0		0.9	V
Output IN	IH		l	1	1	
V _{dropl}	High level voltage drop (V _{dropl} = V _{VS} - V _{INH})	I _{INH} = -0.18mA Not sleep mode.			1	V
III	Leakage current	V _{INH} = 0V Sleep mode.	-5		5	μΑ
Inputs NS	STB, EN		•	ł	ł	
V _{Xh}	High level input voltage		4		V _{VCC}	V
V _{XI}	Low level input voltage		0		0.9	V
Input WA	KE		1	I		
VWAKEh	WAKE high level input voltage		3		V _{VS}	V
V _{WAKEI}	WAKE low level input voltage		0		0.9	V
Thermal	shutdown		l	1	1	
T _{jsd}	Shutdown junction temperature			170		°C
CAN Erro	r detection					
t _{fail}	global error time base		0.4		2.5	ms
t _{fail38d}	Error 3, 8 detection time	Normal/RXonly mode.		2*t _{fail}		
t _{fail46710d}	Error 4, 6, 7, 10 detection time			t _{fail}		
t _{fail38r}	Error 3, 8 recovery time	Normal/RXonly mode. CANH and CANL recessive.	10		70	μs
t _{fail47r}	Error 4, 7 recovery time	Normal/RXonly mode.	10		70	μs
t _{fail6r}	Error 6 recovery time	1	0.2		1	ms
t _{fail10r}	Error 10 recovery time	1	0.7		4	μs

Table 4. Electrical Characteristcs (continued)

 $V_{CC} = 5V$, $V_S = 14V$, $T_j = -40^{\circ}C$ to 150°C unless otherwise specified.

Symbol	Parameter Test Condition Min. Typ. Ma		Max.	Unit		
t _{fail48ds}	Error 4, 8 detection time	Sleep/standby mode.	2*t _{fail}			
t _{fail48rs}	Error 4, 8 recovery time			t _{fail}		
N _{edge-d}	Edge count difference between CANH and CANL for detection	Normal/RXonly mode. Error 1, 2, 5 or 9.		3		Edges
N _{edge-r}	Edge count difference between CANH and CANL for recovery			3		Edges
t _{Dmax}	Diagnostic timeout		15		80	μs
t _{Hmin}	minimum hold time go to sleep		15		80	μs

1.0 FUNCTIONAL DESCRIPTION

The L9669 is a monolithic integrated circuit which provides all main functions for an automotive body CAN system. The device guarantees a clearly defined behavior in case of failure to avoid permanent CAN bus errors. It is primarily intended for low speed applications in passenger cars.

1.1 Transceiver

- Supports double wire unshielded busses
- Baud rates up to 125 kBaud
- Single wire operation possible (automatic switching to single wire upon bus failures)
- Bus not loaded in case of unpowered transceiver

The CAN transceiver stage is able to transfer serial data on two independent communication wires either differentially (normal operation) or in case of a single wire fault on the remaining line. The physical bitcoding is done using dominant (transmitter active) and overwritable recessive states. Too long dominant phases are detected internally and further transmission is automatically disabled (malfunction of protocol unit does not affect communication on the bus ("fail safe mechanism")).

1.2 Modes of Operation

Five different functional modes exist to enable or establish the usage of low power or receive only operation.

NSTB	EN	Mode	INH	NERR	RXD	RTL		
0	0	standby	VS					
0	0	sleep	floating	active LOW wake-up interrupt signal sw (if VCC is present)		active LOW wake-up interrupt signal sw (if VCC is present)		switched to VS (typ. 13kΩ)
0	1	"go to sleep"	noating					
1	1	normal		active LOW	HIGH=recessive	switched to VCC		
		RXonly		error flag	received data	Switched to VOO		
1	0	Power on	VS	active LOW VS power-on flag if VCC is present	active LOW wake-up interrupt signal if VCC is present	switched to VS		

Note: Wake-up interrupts are released when entering RXonly or normal mode.

The following state diagram shows these modes and the possible state interactions depending on the input signals NSTB and EN.

Figure 3.



1.3 Error Management

Ten different errors on the physical buslines can be distinguished:

N		Severity		
	Type of Errors	RX	ТХ	
Errors	s caused by damage of the datalines or isolation			
1	CANH wire interrupted (floating or tied to termination)	0	0	
2	CANL wire interrupted (floating or tied to termination)	0	0	
3	CANH short circuit to VS (overvoltage condition)	1	1	
4	CANL short circuit to GND (permanently dominant)	2	0	
5	CANH short circuit to GND (permanently recessive)	0	2	
6	CANL short circuit to VS (overvoltage condition)	1	1	
7	CANL shorted to CANH	2	2	
Errors	s caused by misbehaviour of transceiver stage			
8	CANH short circuit to VCC (permanently dominant)	2	0	
9	CANL short circuit to VCC (permanently recessive)	0	2	
Errors	s caused by defective protocol unit	•		
10	CANH, CANL driven dominant for more than 1.3 ms	2	2	

Not all of these errors leads to a breakdown of the whole communication. So the errors can be categorized into "negligible" (severity 0), "problematic" (severity 1) and "severe" (severity 2).

Negligible Errors

Transmitter

Error 1, 2, 4 or 8: Receiver	In all cases data still can be transmitted in differential mode.
Error 1, 2, 5 or 9:	In all cases data still can be received in differential mode.
Problematic Erro Transmitter	rs
Error 3 or 6:	Data are transmitted using the remaining dataline (single wire).
Receiver	
Error 3 or 6:	Data are received using the remaining dataline (single wire).
Severe Errors	
Transmitter	
Error 5 or 9:	Data are transmitted using the remaining dataline after short circuit detection.
Error 7:	Data are transmitted on CANH or CANL after overcurrent was detected.
Error 10:	Transmission is terminated (fail safe).
Receiver	
Error 7: Error 4 or 8:	Data are received on CANH or CANL after detection of permanent dominant state. Data are received on CANH or CANL after short circuit was detected.
Error 10:	Data are received normally, error is detected by protocol unit.

Upon any error in normal or RXonly mode the NERR output will be forced LOW and released after error recovery.

1.4 Diagnosis

A serial interface is available to retrieve diagnostic informations. Diagnostic data can be requested by using EN as serial clock and evaluating NERR.

Figure 4.



Readout is initialized by a negative edge on EN and acknowledged by NERR entering HIGH state. Following the next negative edge the first error status bit is displayed on NERR according to the data table below. If no edge on EN is detected for a time longer than t_{Dmax} diagnosis is disabled and operation continuous in the mode given by NSTB and EN with NERR showing bus errors or wake-up correspondingly. If the clock continues, the readout sequence starts over again with the initial bit set HIGH.

The following errors are displayable (sequence listed in chronological order):

 error status bit 1 (LSB): 	HIGH if Error 1 or 5
 error status bit 2: 	HIGH if Error 2 or 9
 error status bit 3: 	HIGH if Error 3
 error status bit 4: 	HIGH if Error 4
 error status bit 5: 	HIGH if Error 6
 error status bit 6: 	HIGH if Error 8
 error status bit 7: 	HIGH if Error 10
 error status bit 8: 	HIGH if Thermal shutdown of Transceiver

1.5 Protections

A current limiting circuit protects the transmitter outputs against short-circuit to battery, ground and shorted wires.

If the junction temperature exceeds a maximum value, the transmitter output stages are disabled.

L9669

2.0 APPLICATION CIRCUIT DIAGRAM

Figure 5.



3.0 TEST CIRCUIT FOR DYNAMIC CHARACTERISTICS

Figure 6.



DIM.	mm			inch		
	MIN	TYP.	MAX	MIN	TYP	MAX
А			1.75			0.069
a1	0.1		0.25	0.004		0.009
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.020	
c1	45° (typ.)					
D (1)	8.55		8.75	0.336		0.344
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		7.62			0.300	
F (1)	3.8		4	0.150		0.157
G	4.6		5.3	0.181		0.209
L	0.4		1.27	0.016		0.050
М			0.68			0.027
S	8° (max)					



(1) D and F do not include mold flash or protrusions. Mold flash or potrusions shall not exceed 0.15mm (.006inch).



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics ® 2000 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com

12/12



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.