M24LR04E-R



4-Kbit EEPROM with password protection, dual interface & energy harvesting: 400 kHz I²C bus & ISO 15693 RF protocol at 13.56 MHz

Datasheet - production data

Features

I²C interface

- Two-wire I²C serial interface supports 400 kHz protocol
- Single supply voltage:
 - 1.8 V to 5.5 V
- Byte and Page Write (up to 4 bytes)
- Random and Sequential read modes
- Self-timed programming cycle
- Automatic address incrementing
- Enhanced ESD/latch-up protection
- I2C timeout

Contactless interface


- ISO 15693 and ISO 18000-3 mode 1 compatible
- 13.56 MHz ±7k Hz carrier frequency
- To tag: 10% or 100% ASK modulation using 1/4 (26 Kbit/s) or 1/256 (1.6 Kbit/s) pulse position coding
- From tag: load modulation using Manchester coding with 423 kHz and 484 kHz subcarriers in low (6.6 kbit/s) or high (26 kbit/s) data rate mode. Supports the 53 kbit/s data rate with Fast commands
- Internal tuning capacitance: 27.5pF
- 64-bit unique identifier (UID)
- Read Block & Write (32-bit blocks)

Digital output pin

 User configurable pin: RF write in progress or RF busy mode

Energy harvesting

- Analog pin for energy harvesting
- 4 sink current configurable ranges



Memory

- 4-Kbit EEPROM organized into:
 - 512 bytes in I²C mode
 - 128 blocks of 32 bits in RF mode
- Write time
 - $I^2C: 5 ms (max.)$
 - RF: 5.75 ms including the internal Verify
- More than 1 million write cycles
- More than 40-year data retention
- Multiple password protection in RF mode
- Single password protection in I²C mode
- Package
 - ECOPACK2[®] (RoHS compliant and Halogen-free)

Contents M24LR04E-R

Contents

1	Desc	cription .		13
2	Sign	al descr	iptions	15
	2.1	Serial c	slock (SCL)	15
	2.2	Serial d	lata (SDA)	15
	2.3	RF Writ	te in progress / RF Busy (RF WIP/BUSY)	15
	2.4	Energy	harvesting analog output (Vout)	15
	2.5	Antenna	a coil (AC0, AC1)	15
		2.5.1	Device reset in RF mode	
	2.6	V _{SS} gro	ound	16
	2.7	Supply	voltage (V _{CC})	16
		2.7.1	Operating supply voltage V _{CC}	
		2.7.2	Power-up conditions	
		2.7.3	Device reset in I ² C mode	16
		2.7.4	Power-down conditions	16
3	Usei	memor	y organization	19
4	Syst	em mem	nory area	23
	4.1		04E-R block security in RF mode	
		4.1.1	Example of the M24LR04E-R security protection in RF mode	25
	4.2	M24LR	04E-R block security in I ² C mode (I2C_Write_Lock bit area)	26
	4.3	Configu	ration byte and Control register	26
		4.3.1	RF WIP/BUSY pin configuration	26
		4.3.2	Energy harvesting configuration	27
		4.3.3	FIELD_ON indicator bit	28
		4.3.4	Configuration byte access in I ² C and RF modes	29
		4.3.5	Control register access in I ² C or RF mode	29
	4.4	ISO 156	693 system parameters	29
5	I ² C o	device op	peration	31
	5.1	Start co	ondition	31
	5.2	Stop co	ondition	31
		•		

	5.3	Acknowledge bit (ACK)	31
	5.4	Data input	31
	5.5	I ² C timeout	31
		5.5.1 I ² C timeout on Start condition	. 32
		5.5.2 I ² C timeout on clock period	. 32
	5.6	Memory addressing	32
	5.7	Write operations	34
	5.8	Byte write	34
	5.9	Page write	34
	5.10	Minimizing system delays by polling on ACK	36
	5.11	Read operations	38
	5.12	Random Address Read	38
	5.13	Current Address Read	38
	5.14	Sequential Read	38
	5.15	Acknowledge in Read mode	38
	5.16	M24LR04E-R I ² C password security	39
		5.16.1 I ² C present password command description	. 39
		5.16.2 I ² C write password command description	. 40
6	M24L	R04E-R memory initial state	41
6 7		R04E-R memory initial stateevice operation	
		evice operation	42
	RF de		42
	RF de	evice operation	42 42 43
	RF de 7.1 7.2	RF communication and energy harvesting	42 42 43 44
	RF de 7.1 7.2	RF communication and energy harvesting	42 43 44 44
	RF de 7.1 7.2	Perice operation RF communication and energy harvesting Commands Initial dialog for vicinity cards 7.3.1 Power transfer	42 43 44 44 44
	RF de 7.1 7.2 7.3	RF communication and energy harvesting	42 43 44 . 44 . 44
7	7.1 7.2 7.3	RF communication and energy harvesting	42 43 44 . 44 . 44 . 44
7	7.1 7.2 7.3	RF communication and energy harvesting Commands Initial dialog for vicinity cards 7.3.1 Power transfer 7.3.2 Frequency 7.3.3 Operating field munication signal from VCD to M24LR04E-R	42 43 44 . 44 . 44 . 45
7	7.1 7.2 7.3 Comm	RF communication and energy harvesting Commands Initial dialog for vicinity cards 7.3.1 Power transfer 7.3.2 Frequency 7.3.3 Operating field munication signal from VCD to M24LR04E-R rate and data coding	42 43 44 . 44 . 44 45 47
7	7.1 7.2 7.3 Common Data 9.1	RF communication and energy harvesting Commands Initial dialog for vicinity cards 7.3.1 Power transfer 7.3.2 Frequency 7.3.3 Operating field munication signal from VCD to M24LR04E-R rate and data coding Data coding mode: 1 out of 256	42 42 43 44 44 44 45 47 47

	9.4	Start of frame (SOF)	0
10	Comi	nunication signal from M24LR04E-R to VCD	2
	10.1	Load modulation	2
	10.2	Subcarrier	2
	10.3	Data rates	
11	Bit re	presentation and coding5	3
	11.1	Bit coding using one subcarrier 53	3
		11.1.1 High data rate	3
		11.1.2 Low data rate	4
	11.2	Bit coding using two subcarriers 55	5
		11.2.1 High data rate	5
		11.2.2 Low data rate	5
12	M24L	R04E-R to VCD frames	6
	12.1	SOF when using one subcarrier	6
		12.1.1 High data rate	6
		12.1.2 Low data rate	6
	12.2	SOF when using two subcarriers	7
		12.2.1 High data rate	7
		12.2.2 Low data rate	7
	12.3	EOF when using one subcarrier	8
		12.3.1 High data rate	8
		12.3.2 Low data rate	8
	12.4	EOF when using two subcarriers	9
		12.4.1 High data rate	9
		12.4.2 Low data rate	9
13	Uniq	e identifier (UID)60	0
14	Appli	cation family identifier (AFI)6	1
15	Data	storage format identifier (DSFID)	2
	15.1	CRC 62	
16	M24L	R04E-R protocol description	3

17	M24L	_R04E-R states	65
	17.1	Power-off state	65
	17.2	Ready state	65
	17.3	Quiet state	65
	17.4	Selected state	65
18	Mode	98	67
	18.1	Addressed mode	
	18.2	Non-addressed mode (general request)	
	18.3	Select mode	
19	Reau	ıest format	68
	19.1	Request flags	
20	Resp	oonse format	70
	20.1	Response flags	
	20.2	Response error code	
21	Antic	collision	72
	21.1	Request parameters	72
22	Requ	est processing by the M24LR04E-R	74
23	Expla	anation of the possible cases	75
24	Inver	ntory Initiated command	77
25	Timir	ng definition	78
	25.1	t1: M24LR04E-R response delay	
	25.2	t2: VCD new request delay	
	25.3	t ₃ : VCD new request delay when no response is received from the M24LR04E-R	78
26	Com	mand codes	70
	26.1	Inventory	
	26.2	Stay Quiet	
	20.2	City delict	52

	26.3	Read Single Block 8	i3
	26.4	Write Single Block	34
	26.5	Read Multiple Block	8
	26.6	Select	}9
	26.7	Reset to Ready	1
	26.8	Write AFI 9	12
	26.9	Lock AFI	13
	26.10	Write DSFID)5
	26.11	Lock DSFID	16
	26.12	Get System Info	8
	26.13	Get Multiple Block Security Status	0
	26.14	Write-sector Password 10	1
	26.15	Lock-sector)3
	26.16	Present-sector Password)4
	26.17	Fast Read Single Block)7
	26.18	Fast Inventory Initiated	8
	26.19	Fast Initiate	0
	26.20	Fast Read Multiple Block	1
	26.21	Inventory Initiated	2
	26.22	Initiate	4
	26.23	ReadCfg	5
	26.24	WriteEHCfg11	6
	26.25	WriteDOCfg	7
	26.26	SetRstEHEn	9
	26.27	CheckEHEn 12	20
27	Maxin	num rating	2
28	I ² C D	C and AC parameters	3
29	RF ele	ectrical parameters	7
30	Packa	age mechanical data	3
31	Part r	numbering	6

M24LR04E-R Contents

Appendix A A.1	Anticollision algorithm (informative)	
Appendix B	CRC (informative)	38
B.1	CRC error detection method	38
B.2	CRC calculation example	38
Appendix C	Application family identifier (AFI) (informative)	40
Revision hist	orv	41

List of tables M24LR04E-R

List of tables

Table 1.	Signal names	14
Table 2.	Device select code	18
Table 3.	Address most significant byte	18
Table 4.	Address least significant byte	18
Table 5.	Sector details	21
Table 6.	Sector security status byte area	23
Table 7.	Sector security status byte organization	23
Table 8.	Read / Write protection bit setting	23
Table 9.	Password control bits	24
Table 10.	Password system area	
Table 11.	M24LR04E-R sector security protection after power-up	25
Table 12.	M24LR04E-R sector security protection after a valid presentation of password 1	
Table 13.	I2C_Write_Lock bit	
Table 14.	Configuration byte	27
Table 15.	Control register	28
Table 16.	EH_enable bit value after power-up	28
Table 17.	System parameter sector	
Table 18.	Operating modes	
Table 19.	10% modulation parameters	46
Table 20.	Response data rates	52
Table 21.	UID format	60
Table 22.	CRC transmission rules	62
Table 23.	VCD request frame format	63
Table 24.	M24LR04E-R Response frame format	63
Table 25.	M24LR04E-R response depending on Request_flags	66
Table 26.	General request format	
Table 27.	Definition of request flags 1 to 4	68
Table 28.	Request flags 5 to 8 when Bit 3 = 0	
Table 29.	Request flags 5 to 8 when Bit 3 = 1	
Table 30.	General response format	70
Table 31.	Definitions of response flags 1 to 8	70
Table 32.	Response error code definition	71
Table 33.	Inventory request format	72
Table 34.	Example of the addition of 0-bits to an 11-bit mask value	72
Table 35.	Timing values	78
Table 36.	Command codes	79
Table 37.	Inventory request format	80
Table 38.	Inventory response format	80
Table 39.	Stay Quiet request format	82
Table 40.	Read Single Block request format	83
Table 41.	Read Single Block response format when Error_flag is NOT set	83
Table 42.	Sector security status	83
Table 43.	Read Single Block response format when Error_flag is set	
Table 44.	Write Single Block request format	
Table 45.	Write Single Block response format when Error_flag is NOT set	84
Table 46.	Write Single Block response format when Error_flag is set	85
Table 47.	Read Multiple Block request format	88
Table 48	Read Multiple Block response format when Error flag is NOT set	88

M24LR04E-R List of tables

Table 49.	Sector security status	
Table 50.	Read Multiple Block response format when Error_flag is set	
Table 51.	Select request format	
Table 52.	Select Block response format when Error_flag is NOT set	
Table 53.	Select response format when Error_flag is set	
Table 54.	Reset to Ready request format	
Table 55.	Reset to Ready response format when Error_flag is NOT set	
Table 56.	Reset to ready response format when Error_flag is set	
Table 57.	Write AFI request format	
Table 58.	Write AFI response format when Error_flag is NOT set	
Table 59.	Write AFI response format when Error_flag is set	
Table 60.	Lock AFI request format	
Table 61.	Lock AFI response format when Error_flag is NOT set	
Table 62.	Lock AFI response format when Error_flag is set	
Table 63.	Write DSFID request format floatin NOT and	
Table 64.	Write DSFID response format when Error_flag is NOT set	
Table 65.	Write DSFID response format when Error_flag is set	
Table 66.	Lock DSFID request format	
Table 67.	Lock DSFID response format when Error_flag is NOT set	
Table 68.	Lock DSFID response format when Error_flag is set	
Table 69.	Get System Info request format	90
Table 70.	Get System Info response format when Protocol_extension_flag = 0 and Error_flag is NOT set	റം
Table 71.	Get System Info response format when Error_flag is set	
Table 71.	Get Multiple Block Security Status request format	
Table 72.	Get Multiple Block Security Status response format when Error_flag is NOT set	
Table 74.	Sector security status	
Table 75.	Get Multiple Block Security Status response format when Error_flag is set	
Table 76.	Write-sector Password request format	
Table 77.	Write-sector Password response format when Error_flag is NOT set	
Table 78.	Write-sector Password response format when Error_flag is set	
Table 79.	Lock-sector request format	
Table 80.	Sector security status	
Table 81.	Lock-sector response format when Error_flag is NOT set	
Table 82.	Lock-sector response format when Error_flag is set	. 104
Table 83.	Present-sector Password request format	
Table 84.	Present-sector Password response format when Error_flag is NOT set	. 105
Table 85.	Present-sector Password response format when Error_flag is set	. 105
Table 86.	Fast Read Single Block request format	. 107
Table 87.	Fast Read Single Block response format when Error_flag is NOT set	
Table 88.	Sector security status	. 107
Table 89.	Fast Read Single Block response format when Error_flag is set	. 107
Table 90.	Fast Inventory Initiated request format	
Table 91.	Fast Inventory Initiated response format	
Table 92.	Fast Initiate request format	
Table 93.	Fast Initiate response format	
Table 94.	Fast Read Multiple Block request format	
Table 95.	Fast Read Multiple Block response format when Error_flag is NOT set	
Table 96.	Sector security status if Option_flag is set	
Table 97.	Fast Read Multiple Block response format when Error_flag is set	
Table 98.	Inventory Initiated request format	
Table 99.	Inventory Initiated response format	. 113

List of tables M24LR04E-R

Table 100.	Initiate request format	. 114
Table 101.	Initiate Initiated response format	. 114
Table 102.	ReadCfg request format	. 115
Table 103.	ReadCfg response format when Error_flag is NOT set	. 115
Table 104.	ReadCfg response format when Error_flag is set	. 115
Table 105.	WriteEHCfg request format	
Table 106.	WriteEHCfg response format when Error_flag is NOT set	. 116
Table 107.	WriteEHCfg response format when Error_flag is set	. 116
Table 108.	WriteDOCfg request format	
Table 109.	WriteDOCfg response format when Error_flag is NOT set	. 118
Table 110.	WriteDOCfg response format when Error_flag is set	. 118
Table 111.	SetRstEHEn request format	
Table 112.	SetRstEHEn response format when Error_flag is NOT set	
Table 113.	SetRstEHEn response format when Error_flag is set	. 119
Table 114.	CheckEHEn request format	
Table 115.	CheckEHEn response format when Error_flag is NOT set	. 120
Table 116.	CheckEHEn response format when Error_flag is set	. 121
Table 117.	Absolute maximum ratings	
Table 118.	I ² C operating conditions	
Table 119.	AC test measurement conditions	. 123
Table 120.	Input parameters	
Table 121.	I ² C DC characteristics	
Table 122.	I ² C AC characteristics	
Table 123.	RF characteristics	
Table 124.	Operating conditions	. 128
Table 125.	Energy harvesting	
Table 126.	SO8N – 8-lead plastic small outline, 150 mils body width, package data	. 133
Table 127.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead	
	2 x 3 mm, data	
Table 128.	TSSOP8 – 8-lead thin shrink small outline, package mechanical data	
Table 129.	Ordering information scheme for bare die devices or packaged devices	
Table 130.	CRC definition	
Table 131.	AFI coding	
Table 132.	Document revision history	. 141

M24LR04E-R List of figures

List of figures

Figure 2	Figure 1.	Logic diagram	13
capacitance (C _{bus})	Figure 2.		14
Figure 4. I ² C bus protocol 17 Figure 5. Circuit diagram 19 Figure 7. I ² C timeout on Start condition 20 Figure 8. Write mode sequences with I2C_Write_Lock bit = 1 (data write inhibited). 32 Figure 9. Write mode sequences with I2C_Write_Lock bit = 0 (data write enabled). 35 Figure 10. Write cycle polling flowchart using ACK 35 Figure 11. Read mode sequences. 37 Figure 12. I ² C present password command 39 Figure 13. I ² C write password command. 40 Figure 14. 100% modulation waveform 45 Figure 15. 10% modulation waveform 45 Figure 16. 1 out of 256 coding mode 47 Figure 17. Detail of a time period 48 Figure 18. 1 out of 4 coding example. 49 Figure 21. SOF to select 1 out of 256 data coding mode 50 Figure 22. SOF to select 1 out of 256 data coding mode 50 Figure 23. Logic 0, high data rate 53 Figure 24. L	Figure 3.		
Figure 6			
Figure 6. Memory sector organization. 20 Figure 7. IPC timeout on Start condition. 32 Figure 9. Write mode sequences with I2C_Write_Lock bit = 1 (data write inhibited). 33 Figure 10. Write cycle polling flowchart using ACK. 35 Figure 11. Read mode sequences. 37 Figure 12. IPC present password command. 40 Figure 13. 1PC write password command. 40 Figure 14. 100% modulation waveform. 45 Figure 15. 10% modulation waveform. 46 Figure 16. 1 out of 256 coding mode. 47 Figure 17. Detail of a time period. 48 Figure 19. 1 out of 4 coding example. 49 Figure 19. 1 out of 4 coding example. 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 22. Logic 1, high data rate. 53 Figure 23. Logic 0, high data rate. 53 Figure 24. Logic 1, low data rate, f	•		
Figure 7. PC timeout on Start condition 32 Figure 8. Write mode sequences with I2C_Write_Lock bit = 1 (data write inhibited) 33 Figure 10. Write cycle polling flowchart using ACK 35 Figure 11. Read mode sequences 37 Figure 13. I²C present password command 39 Figure 13. 10% modulation waveform 40 Figure 14. 10% modulation waveform 45 Figure 16. 1 out of 256 coding mode 47 Figure 17. Detail of a time period 48 Figure 19. 1 out of 4 coding mode 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 256 data coding mode 50 Figure 22. EOF for either data coding mode 50 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 0, low data rate 54 Figure 27. Logic 0, low data rate, fast	-		
Figure 8. Write mode sequences with I2C_Write_Lock bit = 1 (data write inhibited). 33 Figure 9. Write mode sequences with I2C_Write_Lock bit = 0 (data write enabled). 35 Figure 11. Read mode sequences. 37 Figure 12. I²C present password command. 39 Figure 13. I²C write password command. 40 Figure 14. 100% modulation waveform. 45 Figure 15. 10% modulation waveform. 46 Figure 17. Detail of a time period. 48 Figure 18. 1 out of 4 coding mode. 47 Figure 19. 1 out of 4 coding example. 49 Figure 20. SOF to select 1 out of 256 data coding mode. 50 Figure 21. SOF to select 1 out of 256 data coding mode. 50 Figure 22. EOF for either data coding mode. 50 Figure 23. Logic 0, high data rate. 53 Figure 24. Logic 0, high data rate. 53 Figure 25. Logic 1, high data rate. 53 Figure 26. Logic 1, high data rate. 54 Figure 27.	Figure 6.	Memory sector organization	20
Figure 9. Write mode sequences with I2C_Write_Lock bit = 0 (data write enabled) 35 Figure 10. Write cycle politing flowchart using ACK 35 Figure 11. Read mode sequences 37 Figure 12. I²C present password command 39 Figure 13. I²C write password command 40 Figure 15. 10% modulation waveform 45 Figure 15. 10% modulation waveform 46 Figure 16. 1 out of 256 coding mode 47 Figure 17. Detail of a time period 48 Figure 18. 1 out of 4 coding mode 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 256 data coding mode 50 Figure 22. SOF to select 1 out of 4 data coding mode 50 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 1, high data rate, fast commands 54 Figure 27.	Figure 7.		
Figure 10. Write cycle polling flowchart using ACK 35 Figure 11. Read mode sequences 37 Figure 12. I²C present password command 39 Figure 13. I²C write password command 40 Figure 15. 10% modulation waveform 45 Figure 15. 10% modulation waveform 46 Figure 16. 1 out of 256 coding mode 47 Figure 17. Detail of a time period. 48 Figure 18. 1 out of 4 coding mode 49 Figure 19. 1 out of 4 coding mode 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 27. Logic 0, low data rate 54 Figure 28. Logic 1, low data rate 54 Figure 29. Logic 1, low data rate, fast commands 54	Figure 8.	Write mode sequences with I2C_Write_Lock bit = 1 (data write inhibited)	33
Figure 12. I ² C present password command 37 Figure 13. I ² C write password command 40 Figure 14. 100% modulation waveform 45 Figure 15. 10% modulation waveform 46 Figure 17. 10 unt of 256 coding mode 47 Figure 17. Detail of a time period 48 Figure 18. 1 out of 4 coding mode 49 Figure 29. SOF to select 1 out of 256 data coding mode 50 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 256 data coding mode 50 Figure 22. SOF to select 1 out of 256 data coding mode 50 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 1, high data rate, fast commands 53 Figure 27. Logic 0, low data rate, fast commands 54 Figure 28. Logic 1, low data rate 54 Figure 29. Logic 1, low data rate	Figure 9.		
Figure 12. I²C present password command 39 Figure 13. I²C write password command 40 Figure 15. 10% modulation waveform 45 Figure 15. 10% modulation waveform 46 Figure 17. Detail of a time period. 47 Figure 18. 1 out of 4 coding mode 49 Figure 19. 1 out of 4 coding example. 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 22. EOF for either data coding mode 50 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 0, low data rate 53 Figure 27. Logic 0, low data rate, fast commands 54 Figure 29. Logic 1, low data rate, fast commands 54 Figure 29. Logic 1, low data rate 55 Figure 31. Logic 0, high data rate, fast commands	Figure 10.		
Figure 13. I²C write password command. 40 Figure 14. 100% modulation waveform. 45 Figure 15. 10% modulation waveform. 46 Figure 16. 1 out of 256 coding mode. 47 Figure 17. Detail of a time period. 48 Figure 18. 1 out of 4 coding mode. 49 Figure 20. SOF to select 1 out of 256 data coding mode. 50 Figure 21. SOF to select 1 out of 4 data coding mode. 50 Figure 22. EOF for either data coding mode. 50 Figure 23. Logic 0, high data rate. 53 Figure 24. Logic 0, high data rate. 53 Figure 25. Logic 1, high data rate. 53 Figure 26. Logic 1, high data rate. 53 Figure 27. Logic 0, low data rate. 54 Figure 28. Logic 0, low data rate. 54 Figure 29. Logic 1, low data rate. 54 Figure 29. Logic 1, low data rate. 54 Figure 30. Logic 1, low data rate. 54 Figure 31.	Figure 11.	Read mode sequences	37
Figure 14. 100% modulation waveform 45 Figure 15. 10% modulation waveform 46 Figure 17. Detail of a time period 47 Figure 17. Detail of a time period 48 Figure 18. 1 out of 4 coding example 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 22. EOF for either data coding mode 50 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 0, low data rate, fast commands 53 Figure 27. Logic 0, low data rate, fast commands 54 Figure 28. Logic 0, low data rate, fast commands 54 Figure 29. Logic 1, low data rate 54 Figure 30. Logic 1, low data rate 54 Figure 31. Logic 0, high data rate 55 Figure 32. Logic 1, low data rate, fast commands <td>Figure 12.</td> <td>I²C present password command</td> <td> 39</td>	Figure 12.	I ² C present password command	39
Figure 15. 10% modulation waveform 46 Figure 16. 1 out of 256 coding mode 47 Figure 17. Detail of a time period 48 Figure 18. 1 out of 4 coding mode 49 Figure 19. 1 out of 4 coding example 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 22. EOF for either data coding mode 51 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 1, high data rate, fast commands 53 Figure 27. Logic 0, low data rate, fast commands 54 Figure 28. Logic 1, low data rate, fast commands 54 Figure 39. Logic 1, low data rate, fast commands 54 Figure 31. Logic 1, low data rate 55 Figure 32. Logic 1, low data rate 55 Figure 33. Logic 1, low data rate <td>Figure 13.</td> <td>I²C write password command</td> <td> 40</td>	Figure 13.	I ² C write password command	40
Figure 16. 1 out of 256 coding mode. 47 Figure 17. Detail of a time period. 48 Figure 18. 1 out of 4 coding mode. 49 Figure 29. SOF to select 1 out of 256 data coding mode. 50 Figure 21. SOF to select 1 out of 4 data coding mode. 50 Figure 22. EOF for either data coding mode. 51 Figure 23. Logic 0, high data rate. 53 Figure 24. Logic 0, high data rate. 53 Figure 25. Logic 1, high data rate, fast commands. 53 Figure 26. Logic 1, high data rate, fast commands. 53 Figure 27. Logic 0, low data rate. 54 Figure 28. Logic 0, low data rate. 54 Figure 29. Logic 1, low data rate. 54 Figure 30. Logic 1, low data rate. 55 Figure 31. Logic 0, low data rate. 55 Figure 32. Logic 1, high data rate. 55 Figure 33. Logic 1, low data rate. 55 Figure 34. Logic 0, low data rate. 55	Figure 14.	100% modulation waveform	45
Figure 17. Detail of a time period. 48 Figure 18. 1 out of 4 coding mode 49 Figure 19. 1 out of 4 coding example. 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 22. EOF for either data coding mode 51 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 1, high data rate, fast commands 53 Figure 27. Logic 0, low data rate 54 Figure 28. Logic 0, low data rate, fast commands 54 Figure 29. Logic 1, low data rate, fast commands 54 Figure 30. Logic 1, low data rate 55 Figure 31. Logic 0, low data rate 55 Figure 32. Logic 1, high data rate 55 Figure 33. Logic 1, low data rate 55 Figure 34. Logic 1, low data rate 5	Figure 15.	10% modulation waveform	46
Figure 18. 1 out of 4 coding mode 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 22. EOF for either data coding mode 51 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 1, high data rate, fast commands 53 Figure 27. Logic 0, low data rate 54 Figure 28. Logic 0, low data rate, fast commands 54 Figure 29. Logic 1, low data rate, fast commands 54 Figure 30. Logic 1, low data rate, fast commands 54 Figure 31. Logic 0, high data rate 55 Figure 32. Logic 1, low data rate 55 Figure 33. Logic 1, low data rate, fast commands 54 Figure 34. Logic 0, low data rate 55 Figure 35. Start of frame, high data rate, one subcarrier 56 Figure 36.	Figure 16.	1 out of 256 coding mode	47
Figure 19. 1 out of 4 coding example. 49 Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 22. EOF for either data coding mode 51 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate 53 Figure 26. Logic 1, high data rate, fast commands 53 Figure 27. Logic 0, low data rate 54 Figure 28. Logic 0, low data rate 54 Figure 29. Logic 1, low data rate, fast commands 54 Figure 30. Logic 1, low data rate 55 Figure 31. Logic 0, high data rate 55 Figure 32. Logic 1, low data rate 55 Figure 33. Logic 0, low data rate 55 Figure 34. Logic 1, low data rate 55 Figure 35. Start of frame, high data rate, one subcarrier 56 Figure 36. Start of frame, low data rate, one subcarrier, fa	Figure 17.	Detail of a time period	48
Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 22. EOF for either data coding mode 51 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 0, low data rate, fast commands 53 Figure 27. Logic 0, low data rate, fast commands 54 Figure 28. Logic 0, low data rate, fast commands 54 Figure 29. Logic 1, low data rate 54 Figure 30. Logic 1, low data rate 55 Figure 31. Logic 0, high data rate 55 Figure 32. Logic 0, low data rate 55 Figure 33. Logic 0, low data rate 55 Figure 34. Logic 0, low data rate 55 Figure 35. Start of frame, high data rate, one subcarrier 56 Figure 36. Start of frame, high data rate, one subcarrier, fast commands 56 Figure 37. <td>Figure 18.</td> <td>1 out of 4 coding mode</td> <td> 49</td>	Figure 18.	1 out of 4 coding mode	49
Figure 20. SOF to select 1 out of 256 data coding mode 50 Figure 21. SOF to select 1 out of 4 data coding mode 50 Figure 22. EOF for either data coding mode 51 Figure 23. Logic 0, high data rate 53 Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate, fast commands 53 Figure 26. Logic 0, low data rate, fast commands 53 Figure 27. Logic 0, low data rate, fast commands 54 Figure 28. Logic 0, low data rate, fast commands 54 Figure 29. Logic 1, low data rate 54 Figure 30. Logic 1, low data rate 55 Figure 31. Logic 0, high data rate 55 Figure 32. Logic 0, low data rate 55 Figure 33. Logic 0, low data rate 55 Figure 34. Logic 0, low data rate 55 Figure 35. Start of frame, high data rate, one subcarrier 56 Figure 36. Start of frame, high data rate, one subcarrier, fast commands 56 Figure 37. <td>Figure 19.</td> <td>1 out of 4 coding example</td> <td> 49</td>	Figure 19.	1 out of 4 coding example	49
Figure 21.SOF to select 1 out of 4 data coding mode50Figure 22.EOF for either data coding mode51Figure 23.Logic 0, high data rate53Figure 24.Logic 0, high data rate, fast commands53Figure 25.Logic 1, high data rate53Figure 26.Logic 0, low data rate, fast commands53Figure 27.Logic 0, low data rate.54Figure 28.Logic 0, low data rate, fast commands54Figure 29.Logic 1, low data rate, fast commands54Figure 30.Logic 1, low data rate, fast commands54Figure 31.Logic 0, high data rate55Figure 32.Logic 1, high data rate55Figure 33.Logic 0, low data rate55Figure 34.Logic 1, low data rate55Figure 35.Start of frame, high data rate, one subcarrier56Figure 36.Start of frame, high data rate, one subcarrier, fast commands56Figure 37.Start of frame, low data rate, one subcarrier, fast commands56Figure 39.Start of frame, low data rate, one subcarrier, fast commands57Figure 40.Start of frame, high data rate, wo subcarriers57Figure 41.End of frame, high data rate, one subcarrier, fast commands58Figure 42.End of frame, low data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier, fast commands58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Fig	Figure 20.	SOF to select 1 out of 256 data coding mode	50
Figure 22.EOF for either data coding mode51Figure 23.Logic 0, high data rate53Figure 24.Logic 0, high data rate, fast commands53Figure 25.Logic 1, high data rate53Figure 26.Logic 0, low data rate54Figure 27.Logic 0, low data rate54Figure 28.Logic 0, low data rate, fast commands54Figure 29.Logic 1, low data rate, fast commands54Figure 30.Logic 1, low data rate, fast commands54Figure 31.Logic 0, high data rate55Figure 32.Logic 1, high data rate55Figure 33.Logic 0, low data rate55Figure 34.Logic 1, low data rate55Figure 35.Start of frame, high data rate, one subcarrier56Figure 36.Start of frame, high data rate, one subcarrier, fast commands56Figure 37.Start of frame, low data rate, one subcarrier, fast commands56Figure 38.Start of frame, low data rate, one subcarrier, fast commands57Figure 40.Start of frame, high data rate, two subcarriers57Figure 41.End of frame, low data rate, one subcarrier, fast commands58Figure 42.End of frame, low data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier, fast commands58Figure 44.End of frame, low data rate, one subcarrier, fast commands58Figure 45.End of frame, low data rate, one subcarrier, Fast commands58Fi	-	SOF to select 1 out of 4 data coding mode	50
Figure 23.Logic 0, high data rate53Figure 24.Logic 0, high data rate, fast commands53Figure 25.Logic 1, high data rate, fast commands53Figure 26.Logic 0, low data rate, fast commands53Figure 27.Logic 0, low data rate, fast commands54Figure 28.Logic 1, low data rate54Figure 29.Logic 1, low data rate54Figure 30.Logic 1, low data rate54Figure 31.Logic 0, high data rate55Figure 32.Logic 1, high data rate55Figure 33.Logic 0, low data rate55Figure 34.Logic 1, low data rate55Figure 35.Start of frame, high data rate, one subcarrier56Figure 36.Start of frame, high data rate, one subcarrier, fast commands56Figure 37.Start of frame, low data rate, one subcarrier, fast commands56Figure 38.Start of frame, low data rate, one subcarrier, fast commands57Figure 39.Start of frame, high data rate, two subcarriers57Figure 40.Start of frame, high data rate, two subcarriers57Figure 41.End of frame, high data rate, one subcarrier, fast commands58Figure 42.End of frame, low data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier, fast commands58Figure 44.End of frame, low data rate, one subcarrier, fast commands58Figure 45.End of frame, low data rate, one subcarrier, Fast commands58 <td></td> <td></td> <td></td>			
Figure 24. Logic 0, high data rate, fast commands 53 Figure 25. Logic 1, high data rate 53 Figure 26. Logic 0, low data rate, fast commands 53 Figure 27. Logic 0, low data rate 54 Figure 28. Logic 0, low data rate, fast commands 54 Figure 30. Logic 1, low data rate 54 Figure 30. Logic 1, low data rate 55 Figure 31. Logic 0, high data rate 55 Figure 32. Logic 1, high data rate 55 Figure 33. Logic 0, low data rate 55 Figure 34. Logic 1, low data rate, one subcarrier 55 Figure 35. Start of frame, high data rate, one subcarrier, fast commands 56 Figure 36. Start of frame, high data rate, one subcarrier 56 Figure 37. Start of frame, low data rate, one subcarrier 56 Figure 38. Start of frame, low data rate, one subcarrier, fast commands 57 Figure 39. Start of frame, low data rate, two subcarriers 57 Figure 40. Start of frame, high data rate, one subcarrier, fast commands		Logic 0, high data rate	53
Figure 25. Logic 1, high data rate			
Figure 26. Logic 1, high data rate, fast commands			
Figure 27. Logic 0, low data rate			
Figure 28.Logic 0, low data rate, fast commands54Figure 29.Logic 1, low data rate54Figure 30.Logic 1, low data rate, fast commands54Figure 31.Logic 0, high data rate55Figure 32.Logic 1, high data rate55Figure 33.Logic 0, low data rate55Figure 34.Logic 1, low data rate55Figure 35.Start of frame, high data rate, one subcarrier56Figure 36.Start of frame, high data rate, one subcarrier, fast commands56Figure 37.Start of frame, low data rate, one subcarrier, fast commands57Figure 38.Start of frame, low data rate, one subcarrier, fast commands57Figure 39.Start of frame, high data rate, two subcarriers57Figure 40.Start of frame, low data rate, two subcarriers57Figure 41.End of frame, high data rate, one subcarrier, fast commands58Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier, fast commands58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59			
Figure 29. Logic 1, low data rate			
Figure 30. Logic 1, low data rate, fast commands			
Figure 31. Logic 0, high data rate			
Figure 32. Logic 1, high data rate		· ·	
Figure 33. Logic 0, low data rate	-		
Figure 34.Logic 1, low data rate55Figure 35.Start of frame, high data rate, one subcarrier56Figure 36.Start of frame, high data rate, one subcarrier, fast commands56Figure 37.Start of frame, low data rate, one subcarrier56Figure 38.Start of frame, low data rate, one subcarrier, fast commands57Figure 39.Start of frame, high data rate, two subcarriers57Figure 40.Start of frame, low data rate, two subcarriers57Figure 41.End of frame, high data rate, one subcarrier58Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59	-		
Figure 35.Start of frame, high data rate, one subcarrier56Figure 36.Start of frame, high data rate, one subcarrier, fast commands56Figure 37.Start of frame, low data rate, one subcarrier56Figure 38.Start of frame, low data rate, one subcarrier, fast commands57Figure 39.Start of frame, high data rate, two subcarriers57Figure 40.Start of frame, low data rate, two subcarriers57Figure 41.End of frame, high data rate, one subcarrier58Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59			
Figure 36.Start of frame, high data rate, one subcarrier, fast commands.56Figure 37.Start of frame, low data rate, one subcarrier56Figure 38.Start of frame, low data rate, one subcarrier, fast commands57Figure 39.Start of frame, high data rate, two subcarriers57Figure 40.Start of frame, low data rate, two subcarriers57Figure 41.End of frame, high data rate, one subcarrier58Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59	•	· ·	
Figure 37.Start of frame, low data rate, one subcarrier56Figure 38.Start of frame, low data rate, one subcarrier, fast commands57Figure 39.Start of frame, high data rate, two subcarriers57Figure 40.Start of frame, low data rate, two subcarriers57Figure 41.End of frame, high data rate, one subcarrier58Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59	-		
Figure 38.Start of frame, low data rate, one subcarrier, fast commands57Figure 39.Start of frame, high data rate, two subcarriers57Figure 40.Start of frame, low data rate, two subcarriers57Figure 41.End of frame, high data rate, one subcarrier58Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59	-		
Figure 39.Start of frame, high data rate, two subcarriers57Figure 40.Start of frame, low data rate, two subcarriers57Figure 41.End of frame, high data rate, one subcarrier58Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59	-		
Figure 40.Start of frame, low data rate, two subcarriers57Figure 41.End of frame, high data rate, one subcarrier58Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59	•		
Figure 41.End of frame, high data rate, one subcarrier58Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59	•	· ·	
Figure 42.End of frame, high data rate, one subcarrier, fast commands58Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59	•		
Figure 43.End of frame, low data rate, one subcarrier58Figure 44.End of frame, low data rate, one subcarrier, Fast commands58Figure 45.End of frame, high data rate, two subcarriers59Figure 46.End of frame, low data rate, two subcarriers59	0		
Figure 44. End of frame, low data rate, one subcarrier, Fast commands	•		
Figure 45. End of frame, high data rate, two subcarriers	0		
Figure 46. End of frame, low data rate, two subcarriers	0		
	•		
	Figure 47.		



List of figures M24LR04E-R

Figure 48.	M24LR04E-R protocol timing	. 64
Figure 49.	M24LR04E-R state transition diagram	
Figure 50.	Principle of comparison between the mask, the slot number and the UID	. 73
Figure 51.	Description of a possible anticollision sequence	. 76
Figure 52.	M24LR04E RF-Busy management following Inventory command	. 81
Figure 53.	Stay Quiet frame exchange between VCD and M24LR04E-R	
Figure 54.	Read Single Block frame exchange between VCD and M24LR04E-R	. 84
Figure 55.	Write Single Block frame exchange between VCD and M24LR04E-R	. 85
Figure 56.	M24LR04E RF-Busy management following Write command	
Figure 57.	M24LR04E RF-Wip management following Write command	
Figure 58.	Read Multiple Block frame exchange between VCD and M24LR04E-R	. 89
Figure 59.	Select frame exchange between VCD and M24LR04E-R	. 90
Figure 60.	Reset to Ready frame exchange between VCD and M24LR04E-R	. 91
Figure 61.	Write AFI frame exchange between VCD and M24LR04E-R	. 93
Figure 62.	Lock AFI frame exchange between VCD and M24LR04E-R	. 94
Figure 63.	Write DSFID frame exchange between VCD and M24LR04E-R	
Figure 64.	Lock DSFID frame exchange between VCD and M24LR04E-R	. 97
Figure 65.	Get System Info frame exchange between VCD and M24LR04E-R	
Figure 66.	Get Multiple Block Security Status frame exchange between VCD and M24LR04E-R	
Figure 67.	Write-sector Password frame exchange between VCD and M24LR04E-R	102
Figure 68.	Lock-sector frame exchange between VCD and M24LR04E-R	104
Figure 69.	Present-sector Password frame exchange between VCD and M24LR04E-R	
Figure 70.	Fast Read Single Block frame exchange between VCD and M24LR04E-R	
Figure 71.	Fast Initiate frame exchange between VCD and M24LR04E-R	
Figure 72.	Fast Read Multiple Block frame exchange between VCD and M24LR04E-R	
Figure 73.	Initiate frame exchange between VCD and M24LR04E-R	
Figure 74.	ReadCfg frame exchange between VCD and M24LR04E-R	
Figure 75.	WriteEHCfg frame exchange between VCD and M24LR04E-R	
Figure 76.	WriteDOCfg frame exchange between VCD and M24LR04E-R	
Figure 77.	SetRstEHEn frame exchange between VCD and M24LR04E-R	
Figure 78.	CheckEHEn frame exchange between VCD and M24LR04E-R	
Figure 79.	AC test measurement I/O waveform	
Figure 80.	I ² C AC waveforms	
Figure 81.	ASK modulated signal	
Figure 82.	Vout vs. Isink	
Figure 83.	Range 11 domain	
Figure 84.	Range 10 domain	
Figure 85.	Range 01 domain	
Figure 86.	Range 00 domain	
Figure 87.	SO8N – 8-lead plastic small outline, 150 mils body width, package outline	133
Figure 88.	UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead	
	2 × 3mm, package outline	
Figure 89.	TSSOP8 – 8-lead thin shrink small outline, package outline	135


M24LR04E-R Description

1 Description

The M24LR04E-R device is a dual-interface, electrically erasable programmable memory (EEPROM). It features an I^2C interface and can be operated from a V_{CC} power supply. It is also a contactless memory powered by the received carrier electromagnetic wave. The M24LR04E-R is organized as 512×8 bits in the I^2C mode and as 128×32 bits in RF mode.

The M24LR04E-R also features an energy harvesting analog output, as well as a user-configurable digital output pin toggling during either RF write in progress or RF busy mode.

Figure 1. Logic diagram



I²C uses a two-wire serial interface, comprising a bidirectional data line and a clock line. The devices carry a built-in 4-bit device type identifier code (1010) in accordance with the I²C bus definition.

The device behaves as a slave in the I^2C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a device select code and Read/Write bit (RW) (as described in *Table 2*), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9th bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

In the ISO15693/ISO18000-3 mode 1 RF mode, the M24LR04E-R is accessed via the 13.56 MHz carrier electromagnetic wave on which incoming data are demodulated from the received signal amplitude modulation (ASK: amplitude shift keying). When connected to an antenna, the operating power is derived from the RF energy and no external power supply is required. The received ASK wave is 10% or 100% modulated with a data rate of 1.6 Kbit/s

Description M24LR04E-R

using the 1/256 pulse coding mode or a data rate of 26 Kbit/s using the 1/4 pulse coding mode.

Outgoing data are generated by the M24LR04E-R load variation using Manchester coding with one or two subcarrier frequencies at 423 kHz and 484 kHz. Data are transferred from the M24LR04E-R at 6.6 Kbit/s in low data rate mode and 26 Kbit/s high data rate mode. The M24LR04E-R supports the 53 Kbit/s fast mode in high data rate mode using one subcarrier frequency at 423 kHz.

The M24LR04E-R follows the ISO 15693 and ISO 18000-3 mode 1 recommendation for radio-frequency power and signal interface.

The M24LR04E-R provides an Energy harvesting mode on the analog output pin Vout. When the Energy harvesting mode is activated, the M24LR04E-R can output the excess energy coming from the RF field on the Vout analog pin. In case the RF field strength is insufficient or when Energy harvesting mode is disabled, the analog output pin Vout goes into high-Z state and Energy harvesting mode is automatically stopped.

The M24LR04E-R features a user configurable digital out pin RF WIP/BUSY that can be used to drive a micro controller interrupt input pin (available only when the M24LR04E-R is correctly powered on the Vcc pin).


When configured in the RF write in progress mode (RF WIP mode), the RF WIP/BUSY pin is driven low for the entire duration of the RF internal write operation. When configured in the RF busy mode (RF BUSY mode), the RF WIP/BUSY pin is driven low for the entire duration of the RF command progress.

The RF WIP/BUSY pin is an open drain output and must be connected to a pull-up resistor.

Table 1. Signal names

	1	
Signal name	Function	Direction
Vout	Energy harvesting Output	Analog output
SDA	Serial Data	I/O
SCL	Serial Clock	Input
AC0, AC1	Antenna coils	I/O
V _{CC}	Supply voltage	
RF WIP/BUSY	Digital signal	Digital output
V _{SS}	Ground	

Figure 2. 8-pin package connections



1. See Section 30 for package dimensions, and how to identify pin-1.

M24LR04E-R Signal descriptions

2 Signal descriptions

2.1 Serial clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to V_{CC} . (*Figure 3* indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.

2.2 Serial data (SDA)

This bidirectional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V_{CC} . (*Figure 3* indicates how the value of the pull-up resistor can be calculated).

2.3 RF Write in progress / RF Busy (RF WIP/BUSY)

This configurable output signal is used either to indicate that the M24LR04E-R is executing an internal write cycle from the RF channel or that an RF command is in progress. RF WIP and signals are available only when the M24LR04E-R is powered by the Vcc pin. It is an open drain output and a pull up resistor must be connected from RF WIP/BUSY to V_{CC} .

2.4 Energy harvesting analog output (Vout)

This analog output pin is used to deliver the analog voltage Vout available when the Energy harvesting mode is enabled and the RF field strength is sufficient. When the Energy harvesting mode is disabled or the RF field strength is not sufficient, the energy harvesting analog voltage output Vout is in High-Z state.

2.5 Antenna coil (AC0, AC1)

These inputs are used to connect the device to an external coil exclusively. It is advised not to connect any other DC or AC path to AC0 or AC1.

When correctly tuned, the coil is used to power and access the device using the ISO 15693 and ISO 18000-3 mode 1 protocols.

2.5.1 Device reset in RF mode

To ensure a proper reset of the RF circuitry, the RF field must be turned off (100% modulation) for a minimum $t_{\rm RF}$ OFF period of time.

Signal descriptions M24LR04E-R

2.6 V_{SS} ground

 V_{SS} is the reference for the V_{CC} supply voltage and Vout analog output voltage.

2.7 Supply voltage (V_{CC})

This pin can be connected to an external DC supply voltage.

Note:

An internal voltage regulator allows the external voltage applied on V_{CC} to supply the M24LR04E-R, while preventing the internal power supply (rectified RF waveforms) to output a DC voltage on the V_{CC} pin.

2.7.1 Operating supply voltage V_{CC}

Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC} (min), V_{CC} (max)] range must be applied (see *Table 118*). To maintain a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually of the order of 10 nF) close to the V_{CC}/V_{SS} package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal I²C write cycle (t_W).

2.7.2 Power-up conditions

When the power supply is turned on, V_{CC} rises from V_{SS} to V_{CC} . The V_{CC} rise time must not vary faster than $1V/\mu s$.

2.7.3 Device reset in I²C mode

In order to prevent inadvertent write operations during power-up, a power-on reset (POR) circuit is included. At power-up (continuous rise of V_{CC}), the device does not respond to any I²C instruction until V_{CC} has reached the power-on reset threshold voltage (this threshold is lower than the minimum V_{CC} operating voltage defined in *Table 118*). When V_{CC} passes over the POR threshold, the device is reset and enters the Standby power mode. However, the device must not be accessed until V_{CC} has reached a valid and stable V_{CC} voltage within the specified [V_{CC} (min), V_{CC} (max)] range.

In a similar way, during power-down (continuous decrease in V_{CC}), as soon as V_{CC} drops below the power-on reset threshold voltage, the device stops responding to any instruction sent to it.


2.7.4 Power-down conditions


During power-down (continuous decay of V_{CC}), the device must be in Standby power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).

When t_{LOW} = 1.3 µs (min value for f_C = 400 kHz), the R_{bus} × C_{bus} time constant must be below the 400 ns time constant line represented on the left.

| V_{CC} |

Figure 3. I^2C Fast mode (f_C = 400 kHz): maximum R_{bus} value versus bus parasitic capacitance (C_{bus})





ai14796b

Signal descriptions M24LR04E-R

Table 2. Device select code

	Device type identifier ⁽¹⁾			Chip E	R₩			
	b7	b6	b5	b4	b3	b2	b1	b0
Device select code	1	0	1	0	E2 ⁽²⁾	1	1	RW

^{1.} The most significant bit, b7, is sent first.

Table 3. Address most significant byte

b15	b14	b13	b12	b11	b10	b9	b8

Table 4. Address least significant byte

b7 b6 b5 b4 b3 b2 b1 b0

^{2.} E2 is not connected to any external pin. It is however used to address the M24LR04E-R as described in Section 3 and Section 4.

3 User memory organization

The M24LR04E-R is divided into 4 sectors of 32 blocks of 32 bits, as shown in *Table 5*. *Figure 6* shows the memory sector organization. Each sector can be individually readand/or write-protected using a specific password command. Read and write operations are possible if the addressed data are not in a protected sector.

The M24LR04E-R also has a 64-bit block that is used to store the 64-bit unique identifier (UID). The UID is compliant with the ISO 15963 description, and its value is used during the anticollision sequence (Inventory). This block is not accessible by the user and its value is written by ST on the production line.

The M24LR04E-R includes an AFI register that stores the application family identifier, and a DSFID register that stores the data storage family identifier used in the anticollision algorithm.

The M24LR04E-R has four 32-bit blocks that store an I²C password plus three RF password codes.




Figure 5. Circuit diagram

Figure 6. Memory sector organization

Sector	Area	Sector security status
0 [1 Kbit EEPROM sector	5 bits
1	1 Kbit EEPROM sector	5 bits
2	1 Kbit EEPROM sector	5 bits
3	1 Kbit EEPROM sector	5 bits
[I ² C password	System
	RF password 1	System
Ī	RF password 2	System
	RF password 3	System
	8-bit DSFID	-
	8-bit AFI	System
	64-bit UID	System
	8-bit configuration	System
	16-bit I ² C Write Lock_bit	System
	20-bit SSS	System

Sector details

The M24LR04E-R user memory is divided into 4 sectors. Each sector contains 1024 bits. The protection scheme is described in *Section 4: System memory area*.

In RF mode, a sector provides 32 blocks of 32 bits. Each read and write access is done by block. Read and write block accesses are controlled by a Sector Security Status byte that defines the access rights to the 32 blocks contained in the sector. If the sector is not protected, a Write command updates the complete 32 bits of the selected block.

In I²C mode, a sector provides 128 bytes that can be individually accessed in Read and Write modes. When protected by the corresponding I2C_Write_Lock bit, the entire sector is write-protected. To access the user memory, the device select code used for any I²C command must have the E2 Chip Enable address at 0.

20/142 Doc ID 022208 Rev 5

Table 5. Sector details

Table 5.	Sector deta	-					
Sector number	RF block address	I ² C byte address	Bits [31:24]	Bits [23:16]	Bits [15:8]	Bits [7:0]	
	0	0	user	user	user	user	
	1	4	user	user	user	user	
	2	8	user	user	user	user	
	3	12	user	user	user	user	
	4	16	user	user	user	user	
	5	20	user	user	user	user	
	6	24	user	user	user	user	
	7	28	user	user	user	user	
	8	32	user	user	user	user	
	9	36	user	user	user	user	
	10	40	user	user	user	user	
	11	44	user	user	user	user	
	12	48	user	user	user	user	
	13	52	user	user	user	user	
	14	56	user	user	user	user	
	15	60	user	user	user	user	
0	16	64	user	user	user	user	
	17	68	user	user	user	user	
	18	72	user	user	user	user	
	19	76	user	user	user	user	
	20	80	user	user	user	user	
	21	84	user	user	user	user	
	22	88	user	user	user	user	
	23	92	user	user	user	user	
	24	96	user	user	user	user	
	25	100	user	user	user	user	
	26	104	user	user	user	user	
	27	108	user	user	user	user	
	28	112	user	user	user	user	
	29	116	user	user	user	user	
	30	120	user	user	user	user	
	31	124	user	user	user	user	
			1				

577

Table 5. Sector details (continued)

Sector number	RF block address	I ² C byte address	Bits [31:24]	Bits [23:16]	Bits [15:8]	Bits [7:0]
	32	128	user	user	user	user
	33	132	user	user	user	user
	34	136	user	user	user	user
	35	140	user	user	user	user
1	36	144	user	user	user	user
	37	148	user	user	user	user
	38	152	user	user	user	user
	39	156	user	user	user	user
			•••			
2						
3						
ა	127	508	user	user	user	user

4 System memory area

4.1 M24LR04E-R block security in RF mode

The M24LR04E-R provides a special protection mechanism based on passwords. In RF mode, each memory sector of the M24LR04E-R can be individually protected by one out of three available passwords, and each sector can also have Read/Write access conditions set.

Each memory sector of the M24LR04E-R is assigned with a Sector security status byte including a Sector Lock bit, two Password Control bits and two Read/Write protection bits, as shown in *Table 7*.

Table 6 describes the organization of the Sector security status byte, which can be read using the Read Single Block and Read Multiple Block commands with the Option_flag set to 1.

On delivery, the default value of the SSS bytes is set to 00h.

Table 6. Sector security status byte area

I ² C byte address		Bits [31:24]	Bits [23:16]	Bits [15:8]	Bits [7:0]
E2 = 1	0	SSS 3	SSS 2	SSS 1	SSS 0

Table 7. Sector security status byte organization

b ₇	b ₆	b ₅	b ₄	b ₄ b ₃		b ₂ b ₁	
0	0	0	Password	control bits	Read protect		Sector Lock

When the Sector Lock bit is set to 1, for instance by issuing a Lock-sector command, the two Read/Write protection bits (b₁, b₂) are used to set the Read/Write access of the sector as described in *Table 8*.

Table 8. Read / Write protection bit setting

Sector Lock	b ₂ , b ₁	Sector access when password presented			access d not presented		
0	XX	Read	Write	Read	Write		
1	00	Read	Write	Read	No Write		
1	01	Read	Write	Read	Write		
1	10	Read	Write	No Read	No Write		
1	11	Read	Read No Write		No Write		

The next two bits of the Sector security status byte (b_3, b_4) are the password control bits. The value of these two bits is used to link a password to the sector, as defined in *Table 9*.

System memory area M24LR04E-R

Table 9. Password control bits

b ₄ , b ₃	Password
00	The sector is not protected by a password.
01	The sector is protected by password 1.
10	The sector is protected by password 2.
11	The sector is protected by password 3.

The M24LR04E-R password protection is organized around a dedicated set of commands, plus a system area of three password blocks where the password values are stored. This system area is described in *Table 10*.

Table 10. Password system area

Add	
1	Password 1
2	Password 2
3	Password 3

The dedicated commands for protection in RF mode are:

Write-sector password:

The Write-sector password command is used to write a 32-bit block into the password system area. This command must be used to update password values. After the write cycle, the new password value is automatically activated. It is possible to modify a password value after issuing a valid Present-sector password command. On delivery, the three default password values are set to 0000 0000h and are activated.

Lock-sector:

The Lock-sector command is used to set the sector security status byte of the selected sector. Bits b_4 to b_1 of the sector security status byte are affected by the Lock-sector command. The sector lock bit, b_0 , is set to 1 automatically. After issuing a Lock-sector command, the protection settings of the selected sector are activated. The protection of a locked block cannot be changed in RF mode. A Lock-sector command sent to a locked sector returns an error code.

Present-sector password:

The Present-sector password command is used to present one of the three passwords to the M24LR04E-R in order to modify the access rights of all the memory sectors linked to that password (*Table 8*) including the password itself. If the presented password is correct, the access rights remain activated until the tag is powered off or until a new Present-sector password command is issued. If the presented password value is not correct, all the access rights of all the memory sectors are deactivated.

Sector security status byte area access conditions in I2C mode:

In I²C mode, read access to the sector security status byte area is always allowed. Write access depends on the correct presentation of the I²C password (see *Section 5.16.1: I2C present password command description*).

To access the Sector security status byte area, the device select code used for any I²C command must have the E2 Chip Enable address at 1.

An I²C write access to a sector security status byte re-initializes the RF access condition to the given memory sector.

4.1.1 Example of the M24LR04E-R security protection in RF mode

Table 11 and Table 12 show the sector security protections before and after a valid Present-sector password command. Table 11 shows the sector access rights of an M24LR04E-R after power-up. After a valid Present-sector password command with password 1, the memory sector access is changed as shown in Table 12.

Table 11. M24LR04E-R sector security protection after power-up

Sector				Sector	sec	urity	stat	us b	yte
address				b ₇ b ₆ b ₅	b ₄	b ₃	b ₂	b ₁	b ₀
0	Protection: standard	Read	No Write	XXX	0	0	0	0	1
1	Protection: pswd 1	Read	No Write	xxx	0	1	0	0	1
2	Protection: pswd 1	Read	Write	xxx	0	1	0	1	1
3	Protection: pswd 1	No Read	No Write	xxx	0	1	1	0	1
4	Protection: pswd 1	No Read	No Write	XXX	0	1	1	1	1

Table 12. M24LR04E-R sector security protection after a valid presentation of password 1

Sector				Sector	secu	ırity	stat	us b	yte
address				b ₇ b ₆ b ₅	b ₄	b ₃	b ₂	b ₁	b ₀
0	Protection: standard	Read	No Write	xxx	0	0	0	0	1
1	Protection: pswd 1	Read	Write	xxx	0	1	0	0	1
2	Protection: pswd 1	Read	Write	xxx	0	1	0	1	1
3	Protection: pswd 1	Read	Write	xxx	0	1	1	0	1
4	Protection: pswd 1	Read	No Write	xxx	0	1	1	1	1

System memory area M24LR04E-R

4.2 M24LR04E-R block security in I²C mode (I2C_Write_Lock bit area)

In the I²C mode only, it is possible to protect individual sectors against Write operations. This feature is controlled by the I2C_Write_Lock bits stored in the 2 bytes of the I2C_Write_Lock bit area. I2C_Write_Lock bit area starts from location 2048 (see *Table 13*). To access the I2C_Write_Lock bit area, the device select code used for any I²C command must have the E2 Chip Enable address at 1.

Using these 16 bits, it is possible to write-protect all the 4 sectors of the M24LR04E-R memory. Each bit controls the I²C write access to a specific sector as shown in *Table 13*. It is always possible to unprotect a sector in the I²C mode. When an I2C_Write_Lock bit is reset to 0, the corresponding sector is unprotected. When the bit is set to 1, the corresponding sector is write-protected.

In I²C mode, read access to the I2C_Write_Lock bit area is always allowed. Write access depends on the correct presentation of the I²C password.

On delivery, the default value of the two bytes of the I2C_Write_Lock bit area is reset to 00h.

Table 13. I2C_Write_Lock bit

I ² C byte a	nddress	Bits [4:15]	Bits [3:0]		
E2 = 1	2048	Don't care	sectors 0-3		

4.3 Configuration byte and Control register

The M24LR04E-R offers an 8-bit non-volatile Configuration byte located at I²C location 2320 of the system area used to store the RF WIP/BUSY pin and the energy harvesting configuration (see *Table 14*).

The M24LR04E-R also offers an 8-bit volatile Control register located at I²C location 2336 of the system area used to store the energy harvesting enable bit as well as a FIELD_ON bit indicator (see *Table 15*).

4.3.1 RF WIP/BUSY pin configuration

The M24LR04E-R features a configurable open drain output RF WIP/BUSY pin used to provide RF activity information to an external device.

The RF WIP/BUSY pin functionality depends on the value of bit 3 of the Configuration byte.

RF busy mode

When bit 3 of the Configuration byte is set to 0, the RF WIP/BUSY pin is configured in RF busy mode.

The purpose of this mode is to indicate to the I²C bus master whether the M24LR04E-R is busy in RF mode or not.

In this mode, the RF WIP/BUSY pin is tied to 0 from the RF command Start Of Frame (SOF) until the end of the command execution.

If a bad RF command is received, the RF WIP/BUSY pin is tied to 0 from the RF command SOF until the reception of the RF command CRC. Otherwise, the RF WIP/BUSY pin is in high-Z state.

When tied to 0, the RF WIP/BUSY signal returns to High-Z state if the RF field is cut-off.

During execution of I²C commands, the RF WIP/BUSY pin remains in high-Z state.

RF Write in progress

When bit 3 of the Configuration byte is set to 1, the RF WIP/BUSY pin is configured in RF Write in progress mode.

The purpose of this mode is to indicate to the I²C bus master that some data have been changed in RF mode.

In this mode, the RF WIP/BUSY pin is tied to 0 for the duration of an internal write operation (i.e. between the end of a valid RF write command and the beginning of the RF answer).

During execution of I²C write operations, the RF WIP/BUSY pin remains in high-Z state.

4.3.2 Energy harvesting configuration

The M24LR04E-R features an Energy harvesting mode on the Vout analog output.

The general purpose of the Energy harvesting mode is to deliver a part of the non-necessary RF power received by the M24LR04E-R on the AC0-AC1 RF input in order to supply an external device. The current consumption on the analog voltage output Vout is limited to ensure that the M24LR04E-R is correctly supplied during the powering of the external device.

When the Energy harvesting mode is enabled and the power delivered on the AC0-AC1 RF input exceeds the minimum required $P_{AC0-AC1_min}$, the M24LR04E-R is able to deliver a limited and unregulated voltage on the Vout pin, assuming the current consumption on the Vout does not exceed the I_{sink_max} maximum value.

If one of the condition above is not met, the analog voltage output pin Vout is set in High-Z state.

For robust applications using the Energy harvesting mode, four current fan-out levels can be chosen.

Vout sink current configuration

The sink current level is chosen by programming EH_cfg1 and EH_cfg0 into the Configuration byte (see *Table 14*).

The minimum power level required on AC0-AC1 RF input $P_{AC0-AC1_min}$, the delivered voltage Vout, as well as the maximum current consumption I_{sink_max} on the Vout pin corresponding to the <EH_cfg1,EH_cfg0> bit values are described in *Table 125*.

Table 14. Configuration byte

I ² C byte	address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	BIT 1	BIT 0
E2=1	2320	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	RF WIP/BUSY	EH_mode	EH_cfg1	EH_cfg0

^{1.} Bit 7 to Bit 4 are don't care bits.

System memory area M24LR04E-R

Energy harvesting enable control

Delivery of Energy harvesting analog output voltage on the Vout pin depends on the value of the EH_enable bit of the volatile Control register (see *Table 15*).

Table 15. Control register

I ² C byte	address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	BIT 1	BIT 0
E2=1	2336	0 ⁽¹⁾	FIELD_ON ⁽¹⁾	EH_enable					

^{1.} Bit 7 to Bit 1 are read-only bits.

- When set to 1, the EH_enable bit enables the Energy harvesting mode, meaning that the Vout analog output signal is delivered when the P_{AC0-AC1_min} and I_{sink_max} conditions corresponding to the chosen sink current configuration bit are met (see Table 125).
- When set to 0, the EH_enable bit disable the Energy harvesting mode and the analog output Vout remains in set in High-Z state.

Energy harvesting default mode control

At power-up, in I²C or RF mode, the EH_enable bit is updated according to the value of the EH_mode bit stored in the non-volatile Configuration byte (see *Table 16*). In other words, the EH_mode bit is used to configure whether the Energy harvesting mode is enabled or not by default.

Table 16. EH_enable bit value after power-up

EH_mode value	EH_enable after power-up	Energy harvesting after power-up
0	1	enabled
1	0	disabled

4.3.3 FIELD ON indicator bit

The FIELD_ON bit indicator located as Bit 1 of the Control register is a read-only bit used to indicate when the RF power level delivered to the M24LR04E-R is sufficient to execute RF commands.

- When FIELD_ON = 0, the M24LR04E-R is not able to execute any RF commands.
- When FIELD_ON =1, the M24LR04E-R is able to execute any RF commands.

Note: During read access to the Control register in RF mode, the FIELD_ON bit is always read at 1.

4.3.4 Configuration byte access in I²C and RF modes

In I²C mode, read and write accesses to the non-volatile Configuration byte are always allowed. To access the Configuration byte, the device select code used for any I²C command must have the E2 Chip enable address at 1.

The dedicated commands to access the Configuration byte in RF mode are:

Read configuration byte command (ReadCfg):

The ReadCfg command is used to read the eight bits of the Configuration byte.

Write energy harvesting configuration command (WriteEHCfg):

The WriteEHCfg command is used to write the EH_mode, EH_cfg1 and EH_cfg0 bits into the Configuration byte.

Write RF WIP/BUSY pin configuration command (WriteDOCfg):

The WriteDOCfg command is used to write the RF WIP/BUSY bit into the Configuration byte.

After any write access to the Configuration byte, the new configuration is automatically applied.

4.3.5 Control register access in I²C or RF mode

In I²C mode, read and write accesses to the volatile Control register are always allowed. To access the Control register, the device select code used for any I²C command must have the E2 Chip enable address at 1.

The dedicated commands to access the Control register in RF mode are:

Check energy harvesting enable bit command (CheckEHEn):

The CheckEHEn command is used to read the eight bits of the Control register. When it is run, the FIELD_ON bit is always read at 1.

Set/reset energy harvesting enable bit command (SetRstEHEn):

The SetRstEHEn command is used to set or reset the value of the EH_enable bit into the Control register.

4.4 ISO 15693 system parameters

The M24LR04E-R provides the system area required by the ISO 15693 RF protocol, as shown in *Table 17*.

The first 32-bit block starting from I^2C address 2304 stores the I^2C password. This password is used to activate/deactivate the write protection of the protected sector in I^2C mode. At power-on, all user memory sectors protected by the $I2C_Write_Lock$ bits can be read but cannot be modified. To remove the write protection, it is necessary to use the I^2C present password described in *Figure 12*. When the password is correctly presented — that is, when all the presented bits correspond to the stored ones — it is also possible to modify the I^2C password using the I^2C write password command described in *Figure 13*.

The next three 32-bit blocks store the three RF passwords. These passwords are neither read- nor write- accessible in the I²C mode.

System memory area M24LR04E-R

The next byte stores the Configuration byte, at I²C location 2320. This Control register is used to store the three energy harvesting configuration bits and the RF WIP/BUSY configuration bit.

The next two bytes are used to store the AFI, at I^2C location 2322, and the DSFID, at I^2C location 2323. These two values are used during the RF inventory sequence. They are read-only in the I^2C mode.

The next eight bytes, starting from location 2324, store the 64-bit UID programmed by ST on the production line. Bytes at I²C locations 2332 to 2335 store the IC Ref and the Mem_Size data used by the RF Get_System_Info command. The UID, Mem_Size and IC ref values are read-only data.

Table 17. System parameter sector

I ² C byte	address	Bits [31:24]	Bits [23:16]	Bits [15:8]	Bits [7:0]			
E2 = 1	2304							
E2 = 1	2308		RF password 1 ⁽¹⁾					
E2 = 1	2312		RF password 2 ⁽¹⁾					
E2 = 1	2316	RF password 3 (1)						
E2 = 1	2320	DSFID (FFh) AFI (00h)		ST reserved	Configuration byte (F4h)			
E2 = 1	2324	UID UID		UID	UID			
E2 = 1	2328	UID (E0h) UID (02h)		UID	UID			
E2 = 1	2332	RFU Mem_Size (FFh) (03 7F)		IC Ref (5A)				

^{1.} Delivery state: I^2C password= 0000 0000h, RF password = 0000 0000h, Configuration byte = F4h

5 I²C device operation

The device supports the I²C protocol. This is summarized in *Figure 4*. Any device that sends data to the bus is defined as a transmitter, and any device that reads data is defined as a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which also provides the serial clock for synchronization. The M24LR04E-R device is a slave in all communications.

5.1 Start condition

Start is identified by a falling edge of serial data (SDA) while the serial clock (SCL) is stable in the high state. A Start condition must precede any data transfer command. The device continuously monitors (except during a write cycle) the SDA and the SCL for a Start condition, and does not respond unless one is given.

5.2 Stop condition

Stop is identified by a rising edge of serial data (SDA) while the serial clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode. A Stop condition at the end of a Write command triggers the internal write cycle.

5.3 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases the serial data (SDA) after sending eight bits of data. During the 9th clock pulse period, the receiver pulls the SDA low to acknowledge the receipt of the eight data bits.

5.4 Data input

During data input, the device samples serial data (SDA) on the rising edge of the serial clock (SCL). For correct device operation, the SDA must be stable during the rising edge of the SCL, and the SDA signal must change *only* when the SCL is driven low.

5.5 I²C timeout

During the execution of an I²C operation, RF communications are not possible.

To prevent RF communication freezing due to inadvertent unterminated instructions sent to the I²C bus, the M24LR04E-R features a timeout mechanism that automatically resets the I²C logic block.

I²C device operation M24LR04E-R

5.5.1 I²C timeout on Start condition

I²C communication with the M24LR04E-R starts with a valid Start condition, followed by a device select code.

If the delay between the Start condition and the following rising edge of the Serial Clock (SCL) that samples the most significant of the Device Select exceeds the t_{START_OUT} time (see *Table 122*), the I²C logic block is reset and further incoming data transfer is ignored until the next valid Start Condition.

SCL
SDA

**START_OUT
Condition

Figure 7. I²C timeout on Start condition

5.5.2 I²C timeout on clock period

During data transfer on the I²C bus, the serial clock high pulse width High (t_{CHCL}) or serial clock pulse width Low (t_{CLCH}) exceeds the maximum value specified in *Table 122*, the I²C logic block is reset and any further incoming data transfer is ignored until the next valid Start condition.

5.6 Memory addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 2* (on Serial Data (SDA), most significant bit first).

Only one memory device can be connected on a single I²C bus. In M24LR04E-R, E1 and E0 are internally set to 1.

The eighth bit is the Read/Write bit (RW). It is set to 1 for Read and to 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on serial data (SDA) during the ninth bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.


Table 18. Operating modes

Mode	R₩ bit	Bytes	Initial sequence	
Current address read	1	1	Start, device select, $R\overline{W} = 1$	
Random address read	0	1	Start, device select, $R\overline{W} = 0$, address	
handom address read	1] ' [reStart, device select, $R\overline{W} = 1$	
Sequential read	1	≥ 1	Similar to current or random address read	

Table 18. Operating modes

Mode	R₩ bit	Bytes	Initial sequence
Byte write	0	1	Start, device select, $R\overline{W} = 0$
Page write	0	≤4 bytes	Start, device select, $R\overline{W} = 0$

Figure 8. Write mode sequences with I2C_Write_Lock bit = 1 (data write inhibited)



I²C device operation M24LR04E-R

5.7 Write operations

Following a Start condition, the bus master sends a device select code with the Read/Write bit (RW) reset to 0. The device acknowledges this, as shown in *Figure 8*, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Writing to the memory may be inhibited if the I2C_Write_Lock bit = 1. A Write instruction issued with the I2C_Write_Lock bit = 1 and with no I2C_Password presented does not modify the memory contents, and the accompanying data bytes are *not* acknowledged, as shown in *Figure 8*.

Each data byte in the memory has a 16-bit (two byte wide) address. The most significant byte (*Table 3*) is sent first, followed by the least significant byte (*Table 4*). Bits b15 to b0 form the address of the byte in memory.

When the bus master generates a Stop condition immediately after the Ack bit (in the tenthbit time slot), either at the end of a byte write or a page write, the internal write cycle is triggered. A Stop condition at any other time slot does not trigger the internal write cycle.

After the Stop condition, the delay t_W , and the successful completion of a Write operation, the device's internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

During the internal write cycle, the serial data (SDA) signal is disabled internally, and the device does not respond to any requests.

5.8 Byte write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is write-protected by the I2C_Write_Lock bit (= 1), the device replies with NoAck, and the location is not modified. If the addressed location is not write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 9*.

5.9 Page write

The Page write mode allows up to four bytes to be written in a single write cycle, provided that they are all located in the same "row" in the memory: that is, the most significant memory address bits (b12-b2) are the same. If more bytes are sent than fit up to the end of the row, a condition known as "roll-over" occurs. This should be avoided, as data starts to become overwritten in an implementation-dependent way.

The bus master sends from one to four bytes of data, each of which is acknowledged by the device if the I2C_Write_Lock bit = 0 or the I2C_Password was correctly presented. If the I2C_Write_Lock_bit = 1 and the I2C_password are not presented, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (inside the page) is incremented. The transfer is terminated by the bus master generating a Stop condition.

Figure 9. Write mode sequences with I2C_Write_Lock bit = 0 (data write enabled)





Figure 10. Write cycle polling flowchart using ACK



I²C device operation M24LR04E-R


5.10 Minimizing system delays by polling on ACK

During the internal write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum I^2C write time (t_w) is shown in *Table 122*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 10, is:

- 1. Initial condition: a write cycle is in progress.
- 2. Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- 3. Step 2: if the device is busy with the internal write cycle, no Ack is returned and the bus master goes back to Step 1. If the device has terminated the internal write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

Figure 11. Read mode sequences



The seven most significant bits of the device select code of a random read (in the first and fourth bytes) must be identical.

I²C device operation M24LR04E-R

5.11 Read operations

Read operations are performed independently of the state of the I2C_Write_Lock bit.

After the successful completion of a read operation, the device's internal address counter is incremented by one, to point to the next byte address.

5.12 Random Address Read

A dummy write is first performed to load the address into this address counter (as shown in *Figure 11*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the Read/ $\overline{\text{Write}}$ bit ($\overline{\text{RW}}$) set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

5.13 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 11*, *without* acknowledging the byte.

5.14 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 11*.

The output data come from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter "rolls-over", and the device continues to output data from memory address 00h.

5.15 Acknowledge in Read mode

For all Read commands, the device waits, after each byte read, for an acknowledgment during the ninth bit time. If the bus master does not drive Serial Data (SDA) low during this time, the device terminates the data transfer and switches to its Standby mode.

5.16 M24LR04E-R I²C password security

The M24LR04E-R controls I²C sector write access using the 32-bit-long I²C password and the 64-bit I2C_Write_Lock bit area. The I²C password value is managed using two I²C commands: I²C present password and I²C write password.

5.16.1 I²C present password command description

The I^2C present password command is used in I^2C mode to present the password to the M24LR04E-R in order to modify the write access rights of all the memory sectors protected by the I^2C _Write_Lock bits, including the password itself. If the presented password is correct, the access rights remain activated until the M24LR04E-R is powered off or until a new I^2C present password command is issued.

Following a Start condition, the bus master sends a device select code with the Read/Write bit ($\overline{\text{RW}}$) reset to 0 and the Chip Enable bit E2 at 1. The device acknowledges this, as shown in *Figure 12*, and waits for two I²C password address bytes 09h and 00h. The device responds to each address byte with an acknowledge bit, and then waits for the four password data bytes, the validation code, 09h, and a resend of the four password data bytes. The most significant byte of the password is sent first, followed by the least significant bytes.

It is necessary to send the 32-bit password twice to prevent any data corruption during the sequence. If the two 32-bit passwords sent are not exactly the same, the M24LR04E-R does not start the internal comparison.

When the bus master generates a Stop condition immediately after the Ack bit (during the tenth bit time slot), an internal delay equivalent to the write cycle time is triggered. A Stop condition at any other time does not trigger the internal delay. During that delay, the M24LR04E-R compares the 32 received data bits with the 32 bits of the stored I²C password. If the values match, the write access rights to all protected sectors are modified after the internal delay. If the values do not match, the protected sectors remains protected.

During the internal delay, the serial data (SDA) signal is disabled internally, and the device does not respond to any requests.




Figure 12. I²C present password command

I²C device operation M24LR04E-R

5.16.2 I²C write password command description

The I²C write password command is used to write a 32-bit block into the M24LR04E-R I²C password system area. This command is used in I²C mode to update the I²C password value. It cannot be used to update any of the RF passwords. After the write cycle, the new I²C password value is automatically activated. The I²C password value can only be modified after issuing a valid I²C present password command.


On delivery, the I²C default password value is set to 0000 0000h and is activated.


Following a Start condition, the bus master sends a device select code with the Read/Write bit ($\overline{\text{RW}}$) reset to 0 and the Chip Enable bit E2 at 1. The device acknowledges this, as shown in *Figure 13*, and waits for the two I²C password address bytes, 09h and 00h. The device responds to each address byte with an acknowledge bit, and then waits for the four password data bytes, the validation code, 07h, and a resend of the four password data bytes. The most significant byte of the password is sent first, followed by the least significant bytes.

It is necessary to send twice the 32-bit password to prevent any data corruption during the write sequence. If the two 32-bit passwords sent are not exactly the same, the M24LR04E-R does not modify the I²C password value.

When the bus master generates a Stop condition immediately after the Ack bit (during the tenth bit time slot), the internal write cycle is triggered. A Stop condition at any other time does not trigger the internal write cycle.

During the internal write cycle, the serial data (SDA) signal is disabled internally, and the device does not respond to any requests.





6 M24LR04E-R memory initial state

The device is delivered with all bits set to 1 in the user memory array.

- User Memory content : FFh
- System bits delivery
- I2C write lock bits 00h
- Sector Security Status: 00h
 I2C Password: 0000 0000 h
 RF Password: 0000 0000 h
- IC ref: 5Ah
- UID: E0 02 xx xx xx xx h
- DSFID: FFhAFI: 00h
- Memory size: 03 7Fh
- Energy Harvesting Configuration byte: F4h
- Bit 7 to bit 4: all set to 1
- Bit 3: set to 0 (RF BUSY mode on RF WIP/BUSY pin)
- Bit 2: set to 1 (Energy harvesting not activated by default)
- Bit 1 and bit 0: set to 0 (fan-out setting)

RF device operation M24LR04E-R

7 RF device operation

The M24LR04E-R is divided into 4 sectors of 32 blocks of 32 bits, as shown in *Table 5*. Each sector can be individually read- and/or write-protected using a specific lock or password command.

Read and Write operations are possible if the addressed block is not protected. During a Write, the 32 bits of the block are replaced by the new 32-bit value.

The M24LR04E-R also has a 64-bit block that is used to store the 64-bit unique identifier (UID). The UID is compliant with the ISO 15963 description, and its value is used during the anticollision sequence (Inventory). This block is not accessible by the user and its value is written by ST on the production line.

The M24LR04E-R also includes an AFI register in which the application family identifier is stored, and a DSFID register in which the data storage family identifier used in the anticollision algorithm is stored.

The M24LR04E-R has three 32-bit blocks in which the password codes are stored and a 8-bit Configuration byte in which the Energy harvesting mode and RF WIP/BUSY pin configuration is stored.

7.1 RF communication and energy harvesting

Because current consumption can affect the AC signal delivered by the antenna, RF communications with M24LR04E-R are not guaranteed during voltage delivery on the energy harvesting analog output Vout.

RF communication can disturb and possibly stop Energy Harvesting mode.

M24LR04E-R RF device operation

7.2 Commands

The M24LR04E-R supports the following commands:

- *Inventory*, used to perform the anticollision sequence.
- **Stay quiet**, used to put the M24LR04E-R in quiet mode, where it does not respond to any inventory command.
- **Select**, used to select the M24LR04E-R. After this command, the M24LR04E-R processes all Read/Write commands with Select_flag set.
- Reset to ready, used to put the M24LR04E-R in the ready state.
- Read block, used to output the 32 bits of the selected block and its locking status.
- Write block, used to write the 32-bit value in the selected block, provided that it is not locked
- Read multiple blocks, used to read the selected blocks and send back their value.
- Write AFI, used to write the 8-bit value in the AFI register.
- Lock AFI, used to lock the AFI register.
- Write DSFID, used to write the 8-bit value in the DSFID register.
- Lock DSFID, used to lock the DSFID register.
- Get system info, used to provide the system information value
- Get multiple block security status, used to send the security status of the selected block.
- Initiate, used to trigger the tag response to the Inventory initiated sequence.
- Inventory initiated, used to perform the anticollision sequence triggered by the Initiate
 command.
- Write-sector password, used to write the 32 bits of the selected password.
- Lock-sector, used to write the sector security status bits of the selected sector.
- **Present-sector password**, enables the user to present a password to unprotect the user blocks linked to this password.
- *Fast initiate*, used to trigger the tag response to the Inventory initiated sequence.
- *Fast inventory initiated*, used to perform the anticollision sequence triggered by the Initiate command.
- Fast read single block, used to output the 32 bits of the selected block and its locking status.
- Fast read multiple blocks, used to read the selected blocks and send back their value.
- ReadCfg, used to read the 8-bit Configuration byte and send back its value.
- WriteEHCfg, used to write the energy harvesting configuration bits into the Configuration byte.
- WriteDOCfg, used to write the RF WIP/BUSY pin configuration bit into the Configuration byte.
- SetRstEHEn, used to set or reset the EH_enable bit into the volatile Control register.
- CheckEHEn, used to send back the value of the volatile Control register.

RF device operation M24LR04E-R

7.3 Initial dialog for vicinity cards

The dialog between the vicinity coupling device or VCD (commonly the "RF reader") and the vicinity integrated circuit card or VICC (M24LR04E-R) takes place as follows:

- activation of the M24LR04E-R by the RF operating field of the VCD,
- transmission of a command by the VCD,
- transmission of a response by the M24LR04E-R.

These operations use the RF power transfer and communication signal interface described below (see *Power transfer*, *Frequency* and *Operating field*). This technique is called RTF (Reader talk first).

7.3.1 Power transfer

Power is transferred to the M24LR04E-R by radio frequency at 13.56 MHz via coupling antennas in the M24LR04E-R and the VCD. The RF operating field of the VCD is transformed on the M24LR04E-R antenna to an AC voltage which is rectified, filtered and internally regulated.

During communications, the amplitude modulation (ASK) on this received signal is demodulated by the ASK demodulator.

7.3.2 Frequency

The ISO 15693 standard defines the carrier frequency (f_C) of the operating field as 13.56 MHz \pm 7 kHz.

7.3.3 Operating field

The M24LR04E-R operates continuously between the minimum and maximum values of the electromagnetic field H defined in *Table 123*. The VCD has to generate a field within these limits.

8 Communication signal from VCD to M24LR04E-R

Communications between the VCD and the M24LR04E-R takes place using the modulation principle of ASK (Amplitude shift keying). Two modulation indexes are used, 10% and 100%. The M24LR04E-R decodes both. The VCD determines which index is used.

The modulation index is defined as [a - b]/[a + b], where a is the peak signal amplitude, and b the minimum signal amplitude of the carrier frequency.

Depending on the choice made by the VCD, a "pause" is created as described in *Figure 14* and *Figure 15*.

The M24LR04E-R is operational for the 100% modulation index or for any degree of modulation index between 10% and 30% (see *Table 123*).





Figure 14. 100% modulation waveform

ai15794

Table 19. 10% modulation parameters

Symbol	Parameter definition	Value
hr	0.1 x (a – b)	max
hf	0.1 x (a – b)	max

Figure 15. 10% modulation waveform



Doc ID 022208 Rev 5

9 Data rate and data coding

The data coding implemented in the M24LR04E-R uses pulse position modulation. Both data coding modes that are described in the ISO15693 are supported by the M24LR04E-R. The selection is made by the VCD and indicated to the M24LR04E-R within the start of frame (SOF).


9.1 Data coding mode: 1 out of 256

The value of one single byte is represented by the position of one pause. The position of the pause on 1 of 256 successive time periods of 18.88 μ s (256/ f_C) determines the value of the byte. In this case, the transmission of one byte takes 4.833 ms and the resulting data rate is 1.65 Kbits/s (f_C /8192).

Figure 16 illustrates this pulse position modulation technique. In this figure, data E1h (225 decimal) is sent by the VCD to the M24LR04E-R.

The pause occurs during the second half of the position of the time period that determines the value, as shown in *Figure 17*.

A pause during the first period transmits the data value 00h. A pause during the last period transmits the data value FFh (255 decimal).






Figure 17. Detail of a time period

9.2 Data coding mode: 1 out of 4

The value of two bits is represented by the position of one pause. The position of the pause on 1 of 4 successive time periods of 18.88 μ s (256/ f_C) determines the value of the two bits. Four successive pairs of bits form a byte, where the least significant pair of bits is transmitted first.

In this case, the transmission of one byte takes 302.08 μ s and the resulting data rate is 26.48 Kbits/s ($f_{C}/512$). *Figure 18* illustrates the 1 out of 4 pulse position technique and coding. *Figure 19* shows the transmission of E1h (225d - 1110 0001b) by the VCD.

Figure 18. 1 out of 4 coding mode





Figure 19. 1 out of 4 coding example



9.3 VCD to M24LR04E-R frames

Frames are delimited by a start of frame (SOF) and an end of frame (EOF). They are implemented using code violation. Unused options are reserved for future use.

The M24LR04E-R is ready to receive a new command frame from the VCD 311.5 μ s (t_2) after sending a response frame to the VCD.

The M24LR04E-R takes a power-up time of 0.1 ms after being activated by the powering field. After this delay, the M24LR04E-R is ready to receive a command frame from the VCD.

9.4 Start of frame (SOF)

The SOF defines the data coding mode the VCD is to use for the following command frame. The SOF sequence described in *Figure 20* selects the 1 out of 256 data coding mode. The SOF sequence described in *Figure 21* selects the 1 out of 4 data coding mode. The EOF sequence for either coding mode is described in *Figure 22*.

Figure 20. SOF to select 1 out of 256 data coding mode





Figure 21. SOF to select 1 out of 4 data coding mode



50/142 Doc ID 022208 Rev 5

Figure 22. EOF for either data coding mode 9.44µs 9.44µs 37.76µs AI06662

10 Communication signal from M24LR04E-R to VCD

The M24LR04E-R has several modes defined for some parameters, owing to which it can operate in various noise environments and meet various application requirements.

10.1 Load modulation

The M24LR04E-R is capable of communication to the VCD via an inductive coupling area whereby the carrier is loaded to generate a subcarrier with frequency f_S . The subcarrier is generated by switching a load in the M24LR04E-R.

The load-modulated amplitude received on the VCD antenna must be of at least 10 mV when measured as described in the test methods defined in International Standard ISO10373-7.

10.2 Subcarrier

The M24LR04E-R supports the one-subcarrier and two-subcarrier response formats. These formats are selected by the VCD using the first bit in the protocol header. When one subcarrier is used, the frequency f_{S1} of the subcarrier load modulation is 423.75 kHz (f_C /32). When two subcarriers are used, the frequency f_{S1} is 423.75 kHz (f_C /32), and frequency f_{S2} is 484.28 kHz (f_C /28). When using the two-subcarrier mode, the M24LR04E-R generates a continuous phase relationship between f_{S1} and f_{S2} .

10.3 Data rates

The M24LR04E-R can respond using the low or the high data rate format. The selection of the data rate is made by the VCD using the second bit in the protocol header. For fast commands, the selected data rate is multiplied by two. *Table 20* shows the different data rates produced by the M24LR04E-R using the different response format combinations.

Table 20. Response data rates

Data rate		One subcarrier	Two subcarriers
Low	Standard commands	6.62 Kbit/s (f _c /2048)	6.67 Kbit/s (f _c /2032)
Low	Fast commands	13.24 Kbit/s (f _c /1024)	not applicable
Lliah	Standard commands	26.48 Kbit/s (f _c /512)	26.69 Kbit/s (f _c /508)
High	Fast commands	52.97 Kbit/s (f _c /256)	not applicable

52/142 Doc ID 022208 Rev 5

11 Bit representation and coding


Data bits are encoded using Manchester coding, according to the following schemes. For the low data rate, same subcarrier frequency or frequencies is/are used. In this case, the number of pulses is multiplied by 4 and all times increase by this factor. For the Fast commands using one subcarrier, all pulse numbers and times are divided by 2.

11.1 Bit coding using one subcarrier

11.1.1 High data rate


A logic 0 starts with eight pulses at 423.75 kHz ($f_{\rm C}/32$) followed by an unmodulated time of 18.88 μ s, as shown in *Figure 23*.

Figure 23. Logic 0, high data rate




For the fast commands, a logic 0 starts with four pulses at 423.75 kHz ($f_C/32$) followed by an unmodulated time of 9.44 μ s, as shown in *Figure 24*.

Figure 24. Logic 0, high data rate, fast commands



A logic 1 starts with an unmodulated time of 18.88 μ s followed by eight pulses at 423.75 kHz (f_C/32), as shown in *Figure 25*.

Figure 25. Logic 1, high data rate



For the Fast commands, a logic 1 starts with an unmodulated time of 9.44 μ s followed by four pulses of 423.75 kHz (f_C/32), as shown in *Figure 26*.


Figure 26. Logic 1, high data rate, fast commands



11.1.2 Low data rate


A logic 0 starts with 32 pulses at 423.75 kHz ($f_{\rm C}/32$) followed by an unmodulated time of 75.52 μ s, as shown in *Figure 27*.

Figure 27. Logic 0, low data rate




For the Fast commands, a logic 0 starts with 16 pulses at 423.75 kHz ($f_C/32$) followed by an unmodulated time of 37.76 μ s, as shown in *Figure 28*.

Figure 28. Logic 0, low data rate, fast commands




A logic 1 starts with an unmodulated time of 75.52 μ s followed by 32 pulses at 423.75 kHz (f_C/32), as shown in *Figure 29*.

Figure 29. Logic 1, low data rate



For the Fast commands, a logic 1 starts with an unmodulated time of 37.76 μ s followed by 16 pulses at 423.75 kHz (f_C/32), as shown in *Figure 30*.

Figure 30. Logic 1, low data rate, fast commands




54/142 Doc ID 022208 Rev 5

11.2 Bit coding using two subcarriers

11.2.1 High data rate


A logic 0 starts with eight pulses at 423.75 kHz ($f_{\rm C}/32$) followed by nine pulses at 484.28 kHz ($f_{\rm C}/28$), as shown in *Figure 31*. Bit coding using two subcarriers is not supported for the Fast commands.

Figure 31. Logic 0, high data rate



A logic 1 starts with nine pulses at 484.28 kHz ($f_{\rm C}/28$) followed by eight pulses at 423.75 kHz ($f_{\rm C}/32$), as shown in *Figure 32*. Bit coding using two subcarriers is not supported for the Fast commands.


Figure 32. Logic 1, high data rate



11.2.2 Low data rate


A logic 0 starts with 32 pulses at 423.75 kHz ($f_{\rm C}/32$) followed by 36 pulses at 484.28 kHz ($f_{\rm C}/28$), as shown in *Figure 33*. Bit coding using two subcarriers is not supported for the Fast commands.

Figure 33. Logic 0, low data rate



A logic 1 starts with 36 pulses at 484.28 kHz ($f_{\rm C}/28$) followed by 32 pulses at 423.75 kHz ($f_{\rm C}/32$) as shown in *Figure 34*. Bit coding using two subcarriers is not supported for the Fast commands.

Figure 34. Logic 1, low data rate



12 M24LR04E-R to VCD frames


Frames are delimited by an SOF and an EOF. They are implemented using code violation. Unused options are reserved for future use. For the low data rate, the same subcarrier frequency or frequencies is/are used. In this case, the number of pulses is multiplied by 4. For the Fast commands using one subcarrier, all pulse numbers and times are divided by 2.

12.1 SOF when using one subcarrier

12.1.1 High data rate


The SOF includes an unmodulated time of 56.64 μ s, followed by 24 pulses at 423.75 kHz (f_C/32), and a logic 1 that consists of an unmodulated time of 18.88 μ s followed by eight pulses at 423.75 kHz, as shown in *Figure 35*.

Figure 35. Start of frame, high data rate, one subcarrier



For the Fast commands, the SOF comprises an unmodulated time of 28.32 μ s, followed by 12 pulses at 423.75 kHz (f_C/32), and a logic 1 that consists of an unmodulated time of 9.44 μ s followed by four pulses at 423.75 kHz, as shown in *Figure 36*.


Figure 36. Start of frame, high data rate, one subcarrier, fast commands



12.1.2 Low data rate

The SOF comprises an unmodulated time of 226.56 μ s, followed by 96 pulses at 423.75 kHz ($f_{C}/32$), and a logic 1 that consists of an unmodulated time of 75.52 μ s followed by 32 pulses at 423.75 kHz, as shown in *Figure 37*.


Figure 37. Start of frame, low data rate, one subcarrier



56/142 Doc ID 022208 Rev 5

For the Fast commands, the SOF comprises an unmodulated time of 113.28 μ s, followed by 48 pulses at 423.75 kHz ($f_{\text{C}}/32$), and a logic 1 that includes an unmodulated time of 37.76 μ s followed by 16 pulses at 423.75 kHz, as shown in *Figure 38*.

Figure 38. Start of frame, low data rate, one subcarrier, fast commands




12.2 SOF when using two subcarriers

12.2.1 High data rate

The SOF comprises 27 pulses at 484.28 kHz ($f_{\text{C}}/28$), followed by 24 pulses at 423.75 kHz ($f_{\text{C}}/32$), and a logic 1 that includes nine pulses at 484.28 kHz followed by eight pulses at 423.75 kHz, as shown in *Figure 39*.

Bit coding using two subcarriers is not supported for the Fast commands.

Figure 39. Start of frame, high data rate, two subcarriers




12.2.2 Low data rate

The SOF comprises 108 pulses at 484.28 kHz ($f_{\text{C}}/28$), followed by 96 pulses at 423.75 kHz ($f_{\text{C}}/32$), and a logic 1 that includes 36 pulses at 484.28 kHz followed by 32 pulses at 423.75 kHz, as shown in *Figure 40*.

Bit coding using two subcarriers is not supported for the Fast commands.

Figure 40. Start of frame, low data rate, two subcarriers




12.3 EOF when using one subcarrier

12.3.1 High data rate


The EOF comprises a logic 0 that includes eight pulses at 423.75 kHz and an unmodulated time of 18.88 μ s, followed by 24 pulses at 423.75 kHz ($f_C/32$), and by an unmodulated time of 56.64 μ s, as shown in *Figure 41*.

Figure 41. End of frame, high data rate, one subcarrier



For the Fast commands, the EOF comprises a logic 0 that includes four pulses at 423.75 kHz and an unmodulated time of 9.44 μ s, followed by 12 pulses at 423.75 kHz ($f_C/32$) and an unmodulated time of 37.76 μ s, as shown in *Figure 42*.


Figure 42. End of frame, high data rate, one subcarrier, fast commands



12.3.2 Low data rate


The EOF comprises a logic 0 that includes 32 pulses at 423.75 kHz and an unmodulated time of 75.52 μ s, followed by 96 pulses at 423.75 kHz ($f_{\text{C}}/32$) and an unmodulated time of 226.56 μ s, as shown in *Figure 43*.

Figure 43. End of frame, low data rate, one subcarrier



For the Fast commands, the EOF comprises a logic 0 that includes 16 pulses at 423.75 kHz and an unmodulated time of 37.76 μ s, followed by 48 pulses at 423.75 kHz ($f_C/32$) and an unmodulated time of 113.28 μ s, as shown in *Figure 44*.

Figure 44. End of frame, low data rate, one subcarrier, Fast commands




12.4 EOF when using two subcarriers

12.4.1 High data rate

The EOF comprises a logic 0 that includes eight pulses at 423.75 kHz and nine pulses at 484.28 kHz, followed by 24 pulses at 423.75 kHz ($f_{c}/32$) and 27 pulses at 484.28 kHz ($f_{c}/28$), as shown in *Figure 45*.

Bit coding using two subcarriers is not supported for the Fast commands.

Figure 45. End of frame, high data rate, two subcarriers




12.4.2 Low data rate

The EOF comprises a logic 0 that includes 32 pulses at 423.75 kHz and 36 pulses at 484.28 kHz, followed by 96 pulses at 423.75 kHz ($f_{\text{C}}/32$) and 108 pulses at 484.28 kHz ($f_{\text{C}}/28$), as shown in *Figure 46*.

Bit coding using two subcarriers is not supported for the Fast commands.

Figure 46. End of frame, low data rate, two subcarriers



13 Unique identifier (UID)

The M24LR04E-R is uniquely identified by a 64-bit unique identifier (UID). This UID complies with ISO/IEC 15963 and ISO/IEC 7816-6. The UID is a read-only code and comprises:

- eight MSBs with a value of E0h,
- the IC manufacturer code "ST 02h" on 8 bits (ISO/IEC 7816-6/AM1),
- a unique serial number on 48 bits.

Table 21. UID format

MSB			LSB
63	56	55 48	47 0
	0xE0	0x02	Unique serial number

With the UID, each M24LR04E-R can be addressed uniquely and individually during the anticollision loop and for one-to-one exchanges between a VCD and an M24LR04E-R.

14 Application family identifier (AFI)

The AFI (application family identifier) represents the type of application targeted by the VCD and is used to identify, among all the M24LR04E-Rs present, only the M24LR04E-Rs that meet the required application criteria.




Figure 47. M24LR04E-R decision tree for AFI

The AFI is programmed by the M24LR04E-R issuer (or purchaser) in the AFI register. Once programmed and locked, it can no longer be modified.

The most significant nibble of the AFI is used to code one specific or all application families.

The least significant nibble of the AFI is used to code one specific or all application subfamilies. Subfamily codes different from 0 are proprietary.

(See ISO 15693-3 documentation.)

15 Data storage format identifier (DSFID)

The data storage format identifier indicates how the data is structured in the M24LR04E-R memory. The logical organization of data can be known instantly using the DSFID. It can be programmed and locked using the Write DSFID and Lock DSFID commands.

15.1 CRC

The CRC used in the M24LR04E-R is calculated as per the definition in ISO/IEC 13239. The initial register contents are all ones: "FFFF".

The two-byte CRC is appended to each request and response, within each frame, before the EOF. The CRC is calculated on all the bytes after the SOF up to the CRC field.

Upon reception of a request from the VCD, the M24LR04E-R verifies that the CRC value is valid. If it is invalid, the M24LR04E-R discards the frame and does not answer to the VCD.

Upon reception of a response from the M24LR04E-R, it is recommended that the VCD verifies whether the CRC value is valid. If it is invalid, actions to be performed are left to the discretion of the VCD designer.

The CRC is transmitted least significant byte first. Each byte is transmitted least significant bit first.

Table 22. CRC transmission rules

LSByte	MSByte
LSBit MSBit	LSBit MSBit
CRC 16 (8 bits)	CRC 16 (8 bits)

16 M24LR04E-R protocol description

The transmission protocol (or simply "the protocol") defines the mechanism used to exchange instructions and data between the VCD and the M24LR04E-R in both directions. It is based on the concept of "VCD talks first".

This means that an M24LR04E-R does not start transmitting unless it has received and properly decoded an instruction sent by the VCD. The protocol is based on an exchange of:

- a request from the VCD to the M24LR04E-R,
- a response from the M24LR04E-R to the VCD.

Each request and each response are contained in a frame. The frame delimiters (SOF, EOF) are described in *Section 12: M24LR04E-R to VCD frames*.

Each request consists of:

- a request SOF (see Figure 20 and Figure 21),
- flags,
- a command code,
- parameters depending on the command,
- application data,
- a 2-byte CRC,
- a request EOF (see Figure 22).

Each response consists of:

- an answer SOF (see Figure 35 to Figure 40),
- flags
- parameters depending on the command,
- application data,
- a 2-byte CRC,
- an answer EOF (see *Figure 41* to *Figure 46*).

The protocol is bit-oriented. The number of bits transmitted in a frame is a multiple of eight (8), that is an integer number of bytes.

A single-byte field is transmitted least significant bit (LSBit) first. A multiple-byte field is transmitted least significant byte (LSByte) first and each byte is transmitted least significant bit (LSBit) first.

The setting of the flags indicates the presence of the optional fields. When the flag is set (to one), the field is present. When the flag is reset (to zero), the field is absent.


Table 23. VCD request frame format

Request SOF Request_flags	Command code	Parameters	Data	2-byte CRC	Request EOF
---------------------------	--------------	------------	------	------------	----------------

Table 24. M24LR04E-R Response frame format

Response SOF	Response_flags	Parameters	Data	2-byte CRC	Response EOF	
-----------------	----------------	------------	------	------------	-----------------	--

Figure 48. M24LR04E-R protocol timing



M24LR04E-R states

17 M24LR04E-R states

An M24LR04E-R can be in one of four states:

- Power-off
- Ready
- Quiet
- Selected

Transitions between these states are specified in Figure 49 and Table 25.

17.1 Power-off state

The M24LR04E-R is in the Power-off state when it does not receive enough energy from the VCD.

17.2 Ready state

The M24LR04E-R is in the Ready state when it receives enough energy from the VCD. When in the Ready state, the M24LR04E-R answers any request where the Select_flag is not set.

17.3 Quiet state

When in the Quiet state, the M24LR04E-R answers any request except for Inventory requests with the Address_flag set.

17.4 Selected state

In the Selected state, the M24LR04E-R answers any request in all modes (see Section 18):


- Request in Select mode with the Select_flag set
- Request in Addressed mode if the UID matches
- Request in Non-Addressed mode as it is the mode for general requests

M24LR04E-R states M24LR04E-R

Table 25. M24LR04E-R response depending on Request_flags

	Addr	ess_flag	Select_flag		
Flags	1 Addressed	0 Non addressed	1 Selected	0 Non selected	
M24LR04E-R in Ready or Selected state (Devices in Quiet state do not answer)		Х		х	
M24LR04E-R in Selected state		Х	Х		
M24LR04E-R in Ready, Quiet or Selected state (the device which matches the UID)	х			х	
Error (03h)	Х		Х		

Figure 49. M24LR04E-R state transition diagram



- The M24LR04E-R returns to the Power Off state if the tag is out of the RF field for at least t_{RF_OFF}. Please refer to application note AN4125 for more information.
- The intention of the state transition method is that only one M24LR04E-R should be in the Selected state at a time.

M24LR04E-R Modes

18 Modes

The term "mode" refers to the mechanism used in a request to specify the set of M24LR04E-Rs that answers the request.

18.1 Addressed mode

When the Address_flag is set to 1 (Addressed mode), the request contains the Unique ID (UID) of the addressed M24LR04E-R.

Any M24LR04E-R that receives a request with the Address_flag set to 1 compares the received Unique ID to its own. If it matches, then the M24LR04E-R executes the request (if possible) and returns a response to the VCD as specified in the command description.

If the UID does not match, then it remains silent.

18.2 Non-addressed mode (general request)

When the Address_flag is cleared to 0 (Non-Addressed mode), the request does not contain a Unique ID. Any M24LR04E-R receiving a request with the Address_flag cleared to 0 executes it and returns a response to the VCD as specified in the command description.

18.3 Select mode

When the Select_flag is set to 1 (Select mode), the request does not contain an M24LR04E-R Unique ID. The M24LR04E-R in the Selected state that receives a request with the Select_flag set to 1 executes it and returns a response to the VCD as specified in the command description.

Only M24LR04E-Rs in the Selected state answer a request where the Select_flag set to 1.

The system design ensures in theory that only one M24LR04E-R can be in the Select state at a time.

Request format M24LR04E-R

19 Request format

The request consists of:

- an SOF,
- flags,
- a command code,
- parameters and data,
- a CRC,
- an EOF.

Table 26. General request format

Request_flags Command code	Parameters	Data	CRC	E O F
----------------------------	------------	------	-----	-------------

19.1 Request flags

In a request, the "flags" field specifies the actions to be performed by the M24LR04E-R and whether corresponding fields are present or not.

The flags field consists of eight bits. Bit 3 (Inventory_flag) of the request flag defines the contents of the four MSBs (bits 5 to 8). When bit 3 is reset (0), bits 5 to 8 define the M24LR04E-R selection criteria. When bit 3 is set (1), bits 5 to 8 define the M24LR04E-R Inventory parameters.

Table 27. Definition of request flags 1 to 4

Bit No	Flag	Level	Description
Bit 1	Subcarrier_flag ⁽¹⁾	0	A single subcarrier frequency is used by the M24LR04E-R
		1	Two subcarrier are used by the M24LR04E-R
Bit 2	Data_rate_flag ⁽²⁾	0	Low data rate is used
		1	High data rate is used
Dit 2	Inventory floa	0	The meaning of flags 5 to 8 is described in <i>Table 28</i>
Bit 3	Inventory_flag	1	The meaning of flags 5 to 8 is described in <i>Table 29</i>
Bit 4	Protocol_extension_flag ⁽³⁾	0	No Protocol format extension

- 1. Subcarrier_flag refers to the M24LR04E-R-to-VCD communication.
- 2. Data_rate_flag refers to the M24LR04E-R-to-VCD communication.
- 3. Protocol_extension_flag must always be set to 0.

M24LR04E-R Request format

Table 28. Request flags 5 to 8 when Bit 3 = 0

Bit No	Flag	Level	Description
Bit 5 Select flag ⁽¹⁾		0	Request is executed by any M24LR04E-R according to the setting of Address_flag
		1	Request is executed only by the M24LR04E-R in Selected state
Bit 6 Address flag ⁽¹⁾	0	Request is not addressed. UID field is not present. The request is executed by all M24LR04E-Rs.	
	1	Request is addressed. UID field is present. The request is executed only by the M24LR04E-R whose UID matches the UID specified in the request.	
Bit 7	Option flag	0	Option not activated.
Dit 7	Option liag	1	Option activated.
Bit 8	RFU	0	

 $^{1. \}quad \text{If the Select_flag is set to 1, the Address_flag is set to 0 and the UID field is not present in the request.} \\$

Table 29. Request flags 5 to 8 when Bit 3 = 1

Bit No	Flag	Level	Description		
Bit 5	AFI flag	0	AFI field is not present		
Bit 5 Art liag	1	AFI field is present			
Bit 6	Dit C NIb alata flags	0	16 slots		
Bit 6 Nb_slots flag		1	1 slot		
Bit 7	Option flag	0			
Bit 8	RFU	0			

Response format M24LR04E-R

20 Response format

The response consists of:

- an SOF,
- flags,
- parameters and data,
- a CRC,
- an EOF.

Table 30. General response format

S					Е	
0	Response_flags	Parameters	Data	CRC	0	
F					F	

20.1 Response flags

In a response, the flags indicate how actions have been performed by the M24LR04E-R and whether corresponding fields are present or not. The response flags consist of eight bits.

Table 31. Definitions of response flags 1 to 8

Bit No	Flag	Level	Description
Bit 1	Error_flag	0	No error
		1	Error detected. Error code is in the "Error" field.
Bit 2	RFU	0	
Bit 3	RFU	0	
Bit 4	Extension flag	0	No extension
Bit 5	RFU	0	
Bit 6	RFU	0	
Bit 7	RFU	0	
Bit 8	RFU	0	

M24LR04E-R Response format

20.2 Response error code

If the Error_flag is set by the M24LR04E-R in the response, the Error code field is present and provides information about the error that occurred.

Error codes not specified in *Table 32* are reserved for future use.

Table 32. Response error code definition

Error code	Meaning			
03h	The option is not supported.			
0Fh	Error with no information given.			
10h	The specified block is not available.			
11h	The specified block is already locked and thus cannot be locked again.			
12h	The specified block is locked and its contents cannot be changed.			
13h	The specified block was not successfully programmed.			
14h	The specified block was not successfully locked.			
15h	The specified block is read-protected.			

Anticollision M24LR04E-R

21 Anticollision

The purpose of the anticollision sequence is to inventory the M24LR04E-Rs present in the VCD field using their unique ID (UID).

The VCD is the master of communications with one or several M24LR04E-Rs. It initiates M24LR04E-R communication by issuing the Inventory request.

The M24LR04E-R sends its response in the determined slot or does not respond.

21.1 Request parameters

When issuing the Inventory Command, the VCD:

- sets the Nb_slots_flag as desired,
- adds the mask length and the mask value after the command field.
- The mask length is the number of significant bits of the mask value.
- The mask value is contained in an integer number of bytes. The mask length indicates the number of significant bits. LSB is transmitted first.
- If the mask length is not a multiple of 8 (bits), as many 0-bits as required are added to the mask value MSB so that the mask value is contained in an integer number of bytes.
- The next field starts at the next byte boundary.

Table 33. Inventory request format

MSB

SOF	Request_ flags	Command	Optional AFI	Mask length	Mask value	CRC	EOF
	8 bits	8 bits	8 bits	8 bits	0 to 8 bytes	16 bits	

In the example provided in *Table 34* and *Figure 50*, the mask length is 11 bits. Five 0-bits are added to the mask value MSB. The 11-bit mask and the current slot number are compared to the UID.

Table 34. Example of the addition of 0-bits to an 11-bit mask value

(b ₁₅) MSB	LSB (b ₀)
0000 0	100 1100 1111
0-bits added	11-bit mask value

M24LR04E-R Anticollision

MSB 0000 0100 1100 1111 Mask value received in the Inventory command 16 bits The Mask value less the padding 0s is loaded 100 1100 1111 11 bits into the Tag comparator MSBLSB The Slot counter is calculated Nb_slots_flags = 0 (16 slots), Slot Counter is 4 bits XXXX 4 bits The Slot counter is concatened to the Mask value xxxx 100 1100 1111 $Nb_slots_flags = 0$ 15 bits UID b63 The concatenated result is compared with 64 bits b the least significant bits of the Tag UID. Bits ignored Compare AI06682

Figure 50. Principle of comparison between the mask, the slot number and the UID

The AFI field is present if the AFI_flag is set.

The pulse is generated according to the definition of the EOF in ISO/IEC 15693-2.

The first slot starts immediately after the request EOF is received. To switch to the next slot, the VCD sends an EOF.

The following rules and restrictions apply:

- If no M24LR04E-R answer is detected, the VCD may switch to the next slot by sending an EOF.
- If one or more M24LR04E-R answers are detected, the VCD waits until the complete frame has been received before sending an EOF for switching to the next slot.

22 Request processing by the M24LR04E-R

Upon reception of a valid request, the M24LR04E-R performs the following algorithm:

- NbS is the total number of slots (1 or 16)
- SN is the current slot number (0 to 15)
- LSB (value, n) function returns the n Less Significant Bits of value
- MSB (value, n) function returns the n Most Significant Bits of value
- "&" is the concatenation operator
- Slot_Frame is either an SOF or an EOF

```
SN = 0
if (Nb_slots_flag)
  then NbS = 1
       SN_length = 0
       endif
  else NbS = 16
       SN_length = 4
       endif
label1:
if LSB(UID, SN_length + Mask_length) =
 LSB(SN,SN_length)&LSB(Mask,Mask_length)
  then answer to inventory request
       endif
wait (Slot_Frame)
if Slot_Frame = SOF
  then Stop Anticollision
       decode/process request
       exit
       endif
if Slot_Frame = EOF
  if SN < NbS-1
     then SN = SN + 1
         goto label1
         exit
         endif
  endif
```

74/142 Doc ID 022208 Rev 5

23 Explanation of the possible cases


Figure 51 summarizes the main possible cases that can occur during an anticollision sequence when the number of slots is 16.

The sequence of steps is as follows:

- The VCD sends an Inventory request, in a frame terminated by an EOF. The number of slots is 16.
- M24LR04E-R_1 transmits its response in Slot 0. It is the only one to do so, therefore no collision occurs and its UID is received and registered by the VCD.
- The VCD sends an EOF in order to switch to the next slot.
- In Slot 1, two M24LR04E-Rs, M24LR04E-R_2 and M24LR04E-R_3 transmit a
 response, thus generating a collision. The VCD records the event and registers that a
 collision was detected in Slot 1.
- The VCD sends an EOF in order to switch to the next slot.
- In Slot 2, no M24LR04E-R transmits a response. Therefore the VCD does not detect any M24LR04E-R SOF and switches to the next slot by sending an EOF.
- In Slot 3, another collision occurs due to responses from M24LR04E-R_4 and M24LR04E-R_5.
- The VCD sends a request (for instance a Read Block) to M24LR04E-R_1 whose UID has already been correctly received.
- All M24LR04E-Rs detect an SOF and exit the anticollision sequence. They process this
 request and since the request is addressed to M24LR04E-R_1, only M24LR04E-R_1
 transmits a response.
- All M24LR04E-Rs are ready to receive another request. If it is an Inventory command, the slot numbering sequence restarts from 0.

Note:

The decision to interrupt the anticollision sequence is made by the VCD. It could have continued to send EOFs until Slot 16 and only then sent the request to M24LR04E-R_1.





24 Inventory Initiated command

The M24LR04E-R provides a special feature to improve the inventory time response of moving tags using the Initiate_flag value. This flag, controlled by the Initiate command, allows tags to answer to Inventory Initiated commands.

For applications in which multiple tags are moving in front of a reader, it is possible to miss tags using the standard inventory command. The reason is that the inventory sequence has to be performed on a global tree search. For example, a tag with a particular UID value may have to wait the run of a long tree search before being inventoried. If the delay is too long, the tag may be out of the field before it has been detected.

Using the Initiate command, the inventory sequence is optimized. When multiple tags are moving in front of a reader, the ones which are within the reader field are initiated by the Initiate command. In this case, a small batch of tags answers to the Inventory Initiated command, which optimizes the time necessary to identify all the tags. When finished, the reader has to issue a new Initiate command in order to initiate a new small batch of tags which are new inside the reader field.

It is also possible to reduce the inventory sequence time using the Fast Initiate and Fast Inventory Initiated commands. These commands allow the M24LR04E-Rs to increase their response data rate by a factor of 2, up to 53 Kbit/s.

Timing definition M24LR04E-R

25 Timing definition

25.1 t₁: M24LR04E-R response delay

Upon detection of the rising edge of the EOF received from the VCD, the M24LR04E-R waits for a time t_{1nom} before transmitting its response to a VCD request or switching to the next slot during an inventory process. Values of t_1 are given in *Table 35*. The EOF is defined in *Figure 22*.

25.2 t₂: VCD new request delay

 t_2 is the time after which the VCD may send an EOF to switch to the next slot when one or more M24LR04E-R responses have been received during an Inventory command. It starts from the reception of the EOF from the M24LR04E-Rs.

The EOF sent by the VCD may be either 10% or 100% modulated regardless of the modulation index used for transmitting the VCD request to the M24LR04E-R.

 t_2 is also the time after which the VCD may send a new request to the M24LR04E-R, as described in *Figure 48*.

Values of t₂ are given in Table 35.

25.3 t₃: VCD new request delay when no response is received from the M24LR04E-R

 t_3 is the time after which the VCD may send an EOF to switch to the next slot when no M24LR04E-R response has been received.

The EOF sent by the VCD may be either 10% or 100% modulated regardless of the modulation index used for transmitting the VCD request to the M24LR04E-R.

From the time the VCD has generated the rising edge of an EOF:

- If this EOF is 100% modulated, the VCD waits for a time at least equal to t_{3min} before sending a new EOF.
- If this EOF is 10% modulated, the VCD waits for a time at least equal to the sum of t_{3min} + the M24LR04E-R nominal response time (which depends on the M24LR04E-R data rate and subcarrier modulation mode) before sending a new EOF.

Table 35. Timing values⁽¹⁾

	Minimum (min) values	Nominal (nom) values	Maximum (max) values
t ₁	318.6 µs	320.9 µs	323.3 µs
t ₂	309.2 μs	No t _{nom}	No t _{max}
t ₃	$t_{1max}^{(2)} + t_{SOF}^{(3)}$	No t _{nom}	No t _{max}

^{1.} The tolerance of specific timings is \pm 32/fC.

^{2.} t_{1max} does not apply for write-alike requests. Timing conditions for write-alike requests are defined in the command description.

t_{SOF} is the time taken by the M24LR04E-R to transmit an SOF to the VCD. t_{SOF} depends on the current data rate: High data rate or Low data rate.

26 Command codes

The M24LR04E-R supports the commands described in this section. Their codes are given in *Table 36*.

Table 36. Command codes

Command code standard	Function
01h	Inventory
02h	Stay Quiet
20h	Read Single Block
21h	Write Single Block
23h	Read Multiple Block
25h	Select
26h	Reset to Ready
27h	Write AFI
28h	Lock AFI
29h	Write DSFID
2Ah	Lock DSFID
2Bh	Get System Info

Command code custom	Function
2Ch	Get Multiple Block Security Status
B1h	Write-sector Password
B2h	Lock-sector
B3h	Present-sector Password
C0h	Fast Read Single Block
C1h	Fast Inventory Initiated
C2h	Fast Initiate
C3h	Fast Read Multiple Block
D1h	Inventory Initiated
D2h	Initiate
A0h	ReadCfg
A1h	WriteEHCfg
A2h	SetRstEHEn
A3h	CheckEHEn
A4h	WriteDOCfg

26.1 Inventory

When receiving the Inventory request, the M24LR04E-R runs the anticollision sequence. The Inventory_flag is set to 1. The meaning of flags 5 to 8 is shown in *Table 29*.

The request contains:

- the flags,
- the Inventory command code (see *Table 36*),
- the AFI if the AFI flag is set,
- the mask length,
- the mask value,
- the CRC.

The M24LR04E-R does not generate any answer in case of error.

Table 37. Inventory request format

Request SOF	Request_flags	Inventory	Optional AFI	Mask length	Mask value	CRC16	Request EOF
	8 bits	01h	8 bits	8 bits	0 - 64 bits	16 bits	

The response contains:

- the flags,
- the Unique ID.

Table 38. Inventory response format

	Response SOF	Response_ flags	DSFID	UID	CRC16	Response EOF
ſ		8 bits	8 bits	64 bits	16 bits	

During an Inventory process, if the VCD does not receive an RF M24LR04E-R response, it waits for a time t_3 before sending an EOF to switch to the next slot. t_3 starts from the rising edge of the request EOF sent by the VCD.

- If the VCD sends a 100% modulated EOF, the minimum value of t_3 is: t_3 min = 4384/ f_C (323.3 μ s) + t_{SOF}
- If the VCD sends a 10% modulated EOF, the minimum value of t_3 is: t_3 min = 4384/ f_C (323.3 μ s) + t_{NRT}

where:


- t_{SOF} is the time required by the M24LR04E-R to transmit an SOF to the VCD,
- t_{NRT} is the nominal response time of the M24LR04E-R.

 $t_{\mbox{\footnotesize NRT}}$ and $t_{\mbox{\footnotesize SOF}}$ are dependent on the M24LR04E-R-to-VCD data rate and subcarrier modulation mode.

When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF starting the inventory command to the end of the M24LR04E-R response. If the M24LR04E-R does not receive the corresponding slot marker, the RF WIP/BUSY pin remains at 0 until the next RF power-off.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

Figure 52. M24LR04E RF-Busy management following Inventory command



26.2 Stay Quiet

Command code = 0x02

On receiving the Stay Quiet command, the M24LR04E-R enters the Quiet State if no error occurs, and does NOT send back a response. There is NO response to the Stay Quiet command even if an error occurs.

When in the Quiet state:

- the M24LR04E-R does not process any request if the Inventory flag is set,
- the M24LR04E-R processes any Addressed request.

The M24LR04E-R exits the Quiet State when:


- it is reset (power off),
- receiving a Select request. It then goes to the Selected state,
- receiving a Reset to Ready request. It then goes to the Ready state.

Table 39. Stay Quiet request format

Request SOF	Request flags	Stay Quiet	UID	CRC16	Request EOF
	8 bits	02h	64 bits	16 bits	

The Stay Quiet command must always be executed in Addressed mode (Select_flag is reset to 0 and Address_flag is set to 1).

Figure 53. Stay Quiet frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 during the Stay Quiet command.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.3 Read Single Block

On receiving the Read Single Block command, the M24LR04E-R reads the requested block and sends back its 32-bit value in the response. The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly.

Table 40. Read Single Block request format

Request SOF	Request_ flags	Read Single Block	UID ⁽¹⁾	Block number	CRC16	Request EOF
	8 bits	20h	64 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

- Request flags
- UID (optional)
- Block number

Table 41. Read Single Block response format when Error_flag is NOT set

Response SOF	Response_flags	Sector security status ⁽¹⁾	Data	CRC16	Response EOF
	8 bits	8 bits	32 bits	16 bits	

^{1.} Gray means that the field is optional.

Response parameters:

- Sector security status if Option_flag is set (see Table 42)
- Four bytes of block data

Table 42. Sector security status


b ₇	b ₆	b_5	b ₄	b_3	b_2	b ₁	b ₀
	ved for f		Pass		Read /		0: Current sector not locked
us	e. All at	0.	contro	ol bits	protect	ion bits	1: Current sector locked

Table 43. Read Single Block response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error code as Error_flag is set
 - 10h: the specified block is not available
 - 15h: the specified block is read-protected

Figure 54. Read Single Block frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Read Single Block command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.4 Write Single Block

On receiving the Write Single Block command, the M24LR04E-R writes the data contained in the request to the requested block and reports whether the write operation was successful in the response. The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly.

During the RF write cycle W_t , there should be no modulation (neither 100% nor 10%), otherwise, the M24LR04E-R may not program correctly the data into the memory. The W_t time is equal to t_{1nom} + 18 \times 302 μ s.

Table 44. Write Single Block request format

Request SOF	Request_ flags	Write Single Block	UID ⁽¹⁾	Block number	Data	CRC16	Request EOF
	8 bits	21h	64 bits	8 bits	32 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

- Request flags
- UID (optional)
- Block number
- Data

Table 45. Write Single Block response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:

No parameter. The response is send back after the writing cycle.


Table 46. Write Single Block response format when Error_flag is set

Response Response flags		Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set:
 - 0Fh: error with no information given
 - 10h: the specified block is not available
 - 12h: the specified block is locked and its contents cannot be changed
 - 13h: the specified block was not successfully programmed


Figure 55. Write Single Block frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Write Single Block command to the end of the M24LR04E-R response.


When configured in the RF write in progress mode, the RF WIP/BUSY pin is tied to 0 for the duration of the internal write cycle (from the end of a valid write single block command to the beginning of the M24LR04E-R response).





When configuring in the RF Write in progress mode, the RF WIP/BUSY pin is tied to 0 during the Write & verify sequence, as shown in *Figure 57*.

Figure 57. M24LR04E RF-Wip management following Write command



26.5 Read Multiple Block

When receiving the Read Multiple Block command, the M24LR04E-R reads the selected blocks and sends back their value in multiples of 32 bits in the response. The blocks are numbered from 00h to 1FFh in the request and the value is minus one (–1) in the field. For example, if the "Number of blocks" field contains the value 06h, seven blocks are read. The maximum number of blocks is fixed at 32 assuming that they are all located in the same sector. If the number of blocks overlaps sectors, the M24LR04E-R returns an error code.

The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly.

Table 47. Read Multiple Block request format

Request SOF	Request_ flags	Read Multiple Block	UID ⁽¹⁾	First block number	Number of blocks	CRC16	Request EOF
	8 bits	23h	64 bits	8 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

- Request flags
- UID (optional)
- First block number
- Number of blocks

Table 48. Read Multiple Block response format when Error_flag is NOT set

Response SOF	Response_ flags	Sector security status ⁽¹⁾	Data	CRC16	Response EOF
	8 bits	8 bits ⁽²⁾	32 bits ⁽²⁾	16 bits	

^{1.} Gray means that the field is optional.

- Sector security status if Option_flag is set (see Table 49)
- N blocks of data

Table 49. Sector security status

_	b ₇	b ₆	b_5	b_4	b_3	b_2	b ₁	b ₀	
		ved for f e. All at			word ol bits	Read / protect	/ Write ion bits	0: Current sector not locked 1: Current sector locked	

Table 50. Read Multiple Block response format when Error_flag is set


Response SOF	Response_flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

^{2.} Repeated as needed.

Response parameter:

- Error code as Error_flag is set:
 - 0Fh: error with no information given
 - 10h: the specified block is not available
 - 15h: the specified block is read-protected

Figure 58. Read Multiple Block frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Read Multiple Block command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.6 Select

When receiving the Select command:

- If the UID is equal to its own UID, the M24LR04E-R enters or stays in the Selected state and sends a response.
- If the UID does not match its own, the selected M24LR04E-R returns to the Ready state and does not send a response.

The M24LR04E-R answers an error code only if the UID is equal to its own UID. If not, no response is generated. If an error occurs, the M24LR04E-R remains in its current state.

Table 51. Select request format

Request SOF	Request_ flags	Select	UID	CRC16	Request EOF
	8 bits	25h	64 bits	16 bits	

Request parameter:

UID

Table 52. Select Block response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:

No parameter


Table 53. Select response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set:
 - 03h: the option is not supported

Figure 59. Select frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Select command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.7 Reset to Ready

On receiving a Reset to Ready command, the M24LR04E-R returns to the Ready state if no error occurs. In the Addressed mode, the M24LR04E-R answers an error code only if the UID is equal to its own UID. If not, no response is generated.

Table 54. Reset to Ready request format

Request SOF	Request_ flags	Reset to Ready	UID ⁽¹⁾	CRC16	Request EOF
	8 bits	26h	64 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameter:

UID (optional)

Table 55. Reset to Ready response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


No parameter

Table 56. Reset to ready response format when Error_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error code as Error_flag is set:
 - 03h: the option is not supported

Figure 60. Reset to Ready frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Reset to ready command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.8 Write AFI

On receiving the Write AFI request, the M24LR04E-R programs the 8-bit AFI value to its memory. The Option_flag is supported.

During the RF write cycle W_t , there should be no modulation (neither 100% nor 10%), otherwise, the M24LR04E-R may not write correctly the AFI value into the memory. The W_t time is equal to t_{1nom} + 18 × 302 μ s.

Table 57. Write AFI request format

Request SOF	Request _flags	Write AFI	UID ⁽¹⁾	AFI	CRC16	Request EOF
	8 bits	27h	64 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameter:

- Request flags
- UID (optional)
- AFI

Table 58. Write AFI response format when Error flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


No parameter

Table 59. Write AFI response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error code as Error_flag is set
 - 12h: the specified block is locked and its contents cannot be changed
 - 13h: the specified block was not successfully programmed

Figure 61. Write AFI frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Write AFI command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin is tied to 0 for the duration of the internal write cycle (from the end of a valid Write AFI command to the beginning of the M24LR04E-R response).

26.9 Lock AFI

On receiving the Lock AFI request, the M24LR04E-R locks the AFI value permanently. The Option_flag is supported.

During the RF write cycle W_t , there should be no modulation (neither 100% nor 10%), otherwise, the M24LR04E-R may not Lock correctly the AFI value in memory. The W_t time is equal to $t_{1nom} + 18 \times 302 \ \mu s$.

Table 60. Lock AFI request format

Request	Request_ flags	Lock AFI	UID ⁽¹⁾	CRC16	Request EOF
	8 bits	28h	64 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameter:

- Request Flags
- UID (optional)

Table 61. Lock AFI response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:

No parameter


Table 62. Lock AFI response format when Error_flag is set

Response SOF	Response_flags	sponse_flags Error code		Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set
 - 11h: the specified block is already locked and thus cannot be locked again
 - 14h: the specified block was not successfully locked

Figure 62. Lock AFI frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Lock AFI command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin is tied to 0 for the entire duration of the internal write cycle (from the end of valid Lock AFI command to the beginning of the M24LR04E-R response).

26.10 Write DSFID

On receiving the Write DSFID request, the M24LR04E-R programs the 8-bit DSFID value to its memory. The Option_flag is supported.

During the RF write cycle W_t , there should be no modulation (neither 100% nor 10%), otherwise, the M24LR04E-R may not write correctly the DSFID value in memory. The W_t time is equal to t_{1nom} + 18 × 302 μ s.

Table 63. Write DSFID request format

Request SOF	Request_ flags	Write DSFID	UID ⁽¹⁾	DSFID	CRC16	Request EOF
	8 bits	29h	64 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameter:

- Request flags
- UID (optional)
- DSFID

Table 64. Write DSFID response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


No parameter

Table 65. Write DSFID response format when Error_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error code as Error_flag is set
 - 12h: the specified block is locked and its contents cannot be changed
 - 13h: the specified block was not successfully programmed

Figure 63. Write DSFID frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Write DSFID command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin is tied to 0 for the duration of the internal write cycle (from the end of a valid Write DSFID command to beginning of the M24LR04E-R response).

26.11 Lock DSFID

On receiving the Lock DSFID request, the M24LR04E-R locks the DSFID value permanently. The Option_flag is supported.

During the RF write cycle W_t , there should be no modulation (neither 100% nor 10%), otherwise, the M24LR04E-R may not lock correctly the DSFID value in memory. The W_t time is equal to t_{1nom} + 18 \times 302 μ s.

Table 66. Lock DSFID request format

Request SOF	Request_ flags	Lock DSFID	UID ⁽¹⁾	CRC16	Request EOF
	8 bits	2Ah	64 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameter:

- Request flags
- UID (optional)

Table 67. Lock DSFID response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:

No parameter.


Table 68. Lock DSFID response format when Error_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set:
 - 11h: the specified block is already locked and thus cannot be locked again
 - 14h: the specified block was not successfully locked

Figure 64. Lock DSFID frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Lock DSFID command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin is tied to 0 for the duration of the internal write cycle (from the end of a valid Lock DSFID command to the beginning of the M24LR04E-R response).

26.12 Get System Info

When receiving the Get System Info command, the M24LR04E-R sends back its information data in the response. The Option_flag is not supported. The Get System Info can be issued in both Addressed and Non Addressed modes.

The Protocol_extension_flag must be set to 0. *Table 70* shows the M24LR04E-R response to the Get System Info command depending on the value of the Protocol_extension_flag.

Table 69. Get System Info request format

Request SOF	Request _flags	Get System Info	UID ⁽¹⁾	CRC16	Request EOF
	8 bits	2Bh	64 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameter:

- Request flags
- UID (optional)

Table 70. Get System Info response format when Protocol_extension_flag = 0 and Error_flag is NOT set

Response SOF	Response _flags	Information flags	UID	DSFID	AFI	Memory size	IC ref.	CRC 16	Response EOF
	00h	0Fh	64 bits	8 bits	8 bits	037F	5A	16 bits	

Response parameters:


- Information flags set to 0Fh. DSFID, AFI, Memory Size and IC reference fields are present.
- UID code on 64 bits
- DSFID value
- AFI value
- Memory size. The M24LR04E-R provides 128 blocks (7Fh) of 4 bytes (03h)
- IC reference: the 8 bits are significant.

Table 71. Get System Info response format when Error_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
	01h	8 bits	16 bits	

- Error code as Error_flag is set:
 - 03h: Option not supported

Figure 65. Get System Info frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Get System Info command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.13 Get Multiple Block Security Status

When receiving the Get Multiple Block Security Status command, the M24LR04E-R sends back the sector security status. The blocks are numbered from 00h to 01FFh in the request and the value is minus one (-1) in the field. For example, a value of '06' in the "Number of blocks" field requests to return the security status of seven blocks.

The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly.

During the M24LR04E-R response, if the internal block address counter reaches 01FFh, it rolls over to 0000h and the Sector Security Status bytes for that location are sent back to the reader.

Table 72. Get Multiple Block Security Status request format

equest SOF	Request _flags	Get Multiple Block Security Status	UID ⁽¹⁾	First block number	Number of blocks	CRC16	Request EOF
	8 bits	2Ch	64 bits	8 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameter:

- Request flags
- UID (optional)
- First block number
- Number of blocks

Table 73. Get Multiple Block Security Status response format when Error_flag is NOT set

Response SOF	Response_ flags	Sector security status	CRC16	Response EOF
	8 bits	8 bits ⁽¹⁾	16 bits	

^{1.} Repeated as needed.

Response parameters:

Sector security status (see Table 74)

Table 74. Sector security status

b ₇	b ₆	b ₅	b ₄	b_3	b_2	b ₁	b ₀
Reserved	d for future	e use. All	Passwor	d control	Read /	Write	0: Current sector not locked
	at 0.		bi	its	protecti	on bits	1: Current sector locked


Table 75. Get Multiple Block Security Status response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set:
 - 03h: the option is not supported
 - 10h: the specified block is not available

Figure 66. Get Multiple Block Security Status frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Get Multiple Block Security Status command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.14 Write-sector Password

On receiving the Write-sector Password command, the M24LR04E-R uses the data contained in the request to write the password and reports whether the operation was successful in the response. The Option_flag is supported.

During the RF write cycle time, W_t , there must be no modulation at all (neither 100% nor 10%), otherwise, the M24LR04E-R may not correctly program the data into the memory.

The W_t time is equal to t_{1nom} + 18 \times 302 μ s. After a successful write, the new value of the selected password is automatically activated. It is not required to present the new password value until M24LR04E-R power-down.

Table 76. Write-sector Password request format

Request SOF	Request _flags	Write- sector password	IC Mfg code	UID ⁽¹⁾	Password number	Data	CRC16	Request EOF
	8 bits	B1h	02h	64 bits	8 bits	32 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameter:

- Request flags
- UID (optional)
- Password number (01h = Pswd1, 02h = Pswd2, 03h = Pswd3, other = Error)
- Data

Table 77. Write-sector Password response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


no parameter.

Table 78. Write-sector Password response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error code as Error_flag is set:
 - 10h: the password number is incorrect
 - 12h: the session was not opened before the password update
 - 13h: the specified block was not successfully programmed
 - 0Fh: the presented password is incorrect

Figure 67. Write-sector Password frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Write-sector Password command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin is tied to 0 for the duration of the internal write cycle (from the end of a valid Write sector password command to the beginning of the M24LR04E-R response).

26.15 Lock-sector

On receiving the Lock-sector command, the M24LR04E-R sets the access rights and permanently locks the selected sector. The Option_flag is supported.

A sector is selected by giving the address of one of its blocks in the Lock-sector request (Sector number field). For example, addresses 0 to 31 are used to select sector 0 and addresses 32 to 63 are used to select sector 1. Care must be taken when issuing the Lock-sector command as all the blocks belonging to the same sector are automatically locked by a single command.

The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly.

During the RF write cycle W_t , there should be no modulation (neither 100% nor 10%), otherwise, the M24LR04E-R may not correctly lock the memory block. The W_t time is equal to t_{1nom} + 18 \times 302 μ s.

Table 79. Lock-sector request format

Request SOF	Request _flags	Lock- sector	IC Mfg code	UID ⁽¹⁾	Sector number	Sector security status	CRC16	Request EOF
	8 bits	B2h	02h	64 bits	8 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

- Request flags
- (optional) UID
- Sector number
- Sector security status (refer to *Table 80*)

Table 80. Sector security status

b ₇	b_6	b ₅	b_4	b_3	b_2	b ₁	b_0
0	0	0	password	control bits	Read / Write	e protection ts	1

Table 81. Lock-sector response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:

No parameter


Table 82. Lock-sector response format when Error_flag is set

Response SOF	• • • • –		CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set:
 - 10h: the specified block is not available
 - 11h: the specified block is already locked and thus cannot be locked again
 - 14h: the specified block was not successfully locked

Figure 68. Lock-sector frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Lock-sector command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin is tied to 0 for the duration of the internal write cycle (from the end of a valid Lock sector command to the beginning of the M24LR04E-R response).

26.16 Present-sector Password

On receiving the Present-sector Password command, the M24LR04E-R compares the requested password with the data contained in the request and reports whether the operation has been successful in the response. The Option flag is supported.

During the comparison cycle equal to W_t , there should be no modulation (neither 100% nor 10%), otherwise, the M24LR04E-R the Password value may not be correctly compared. The W_t time is equal to t_{1nom} + 18 \times 302 μ s.

After a successful command, the access to all the memory blocks linked to the password is changed as described in *Section 4.1: M24LR04E-R block security in RF mode*.

Table 83. Present-sector Password request format

Request SOF	Request _flags	Present- sector Password	IC Mfg code	UID ⁽¹⁾	Password number	Password	CRC16	Request EOF
	8 bits	B3h	02h	64 bits	8 bits	32 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameter:

- Request flags
- UID (optional)
- Password Number (0x01 = Pswd1, 0x02 = Pswd2, 0x03 = Pswd3, other = Error)
- Password

Table 84. Present-sector Password response format when Error_flag is NOT set

Response SOF	Response_flags	flags CRC16	
	8 bits	16 bits	

Response parameter:

No parameter. The response is send back after the write cycle.

Table 85. Present-sector Password response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error code as Error_flag is set:
 - 10h: the password number is incorrect
 - 0Fh: the present password is incorrect

Presentsector password EOF VCD response SOF OR error 0F (bad password) Presentsector sequence when **EOF** M24LR04E-R SOF password error response Presentsector EOF M24LR04E-R SOF <----> password response

Figure 69. Present-sector Password frame exchange between VCD and M24LR04E-R

When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Present Sector Password command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY remains in high-Z state.

26.17 Fast Read Single Block

On receiving the Fast Read Single Block command, the M24LR04E-R reads the requested block and sends back its 32-bit value in the response. The Option_flag is supported. The data rate of the response is multiplied by 2.

The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly.

The subcarrier_flag should be set to 0, otherwise the M24LR04E-R answers with an error code.

Table 86. Fast Read Single Block request format

Request SOF	Request_ flags	Fast Read Single Block	IC Mfg code	UID ⁽¹⁾	Block number	CRC16	Request EOF
	8 bits	C0h	02h	64 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

- Request flags
- UID (optional)
- Block number

Table 87. Fast Read Single Block response format when Error_flag is NOT set

Response SOF	Response Sector security status ⁽¹⁾		Data	CRC16	Response EOF
	8 bits	8 bits	32 bits	16 bits	

^{1.} Gray means that the field is optional.

Response parameters:

- Sector security status if Option_flag is set (see Table 88)
- Four bytes of block data

Table 88. Sector security status

b ₇	b ₆	b ₅	b ₄	b_3	b_2	b ₁	b ₀
Reserved for future used. All			Password control bits				0: Current sector not locked
at 0.		Di	เร	protecti	on bits	1: Current sector locked	


Table 89. Fast Read Single Block response format when Error_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set:
 - 10h: the specified block is not available
 - 15h: the specified block is read protected

Figure 70. Fast Read Single Block frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Fast Read Single block command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.18 Fast Inventory Initiated

Before receiving the Fast Inventory Initiated command, the M24LR04E-R must have received an Initiate or a Fast Initiate command in order to set the Initiate_ flag. If not, the M24LR04E-R does not answer to the Fast Inventory Initiated command.

The subcarrier_flag should be set to 0, otherwise the M24LR04E-R answers with an error code.

On receiving the Fast Inventory Initiated request, the M24LR04E-R runs the anticollision sequence. The Inventory_flag must be set to 1. The meaning of flags 5 to 8 is shown in *Table 29*. The data rate of the response is multiplied by 2.

The request contains:

- the flags,
- the Inventory command code,
- the AFI if the AFI flag is set,
- the mask length,
- the mask value,
- the CRC.

The M24LR04E-R does not generate any answer in case of error.

Table 90. Fast Inventory Initiated request format

Request SOF	Request _flags	Fast Inventory Initiated	IC Mfg code	Optional AFI	Mask length	Mask value	CRC16	Request EOF
	8 bits	C1h	02h	8 bits	8 bits	0 - 64 bits	16 bits	

The Response contains:

- the flags,
- the Unique ID.

Table 91. Fast Inventory Initiated response format

Response SOF	Response _flags	DSFID	UID	CRC16	Response EOF
	8 bits	8 bits	64 bits	16 bits	

During an Inventory process, if the VCD does not receive an RF M24LR04E-R response, it waits for a time t_3 before sending an EOF to switch to the next slot. t_3 starts from the rising edge of the request EOF sent by the VCD.

- If the VCD sends a 100% modulated EOF, the minimum value of t_3 is: t_3 min = 4384/f_C (323.3 μ s) + t_{SOF}
- If the VCD sends a 10% modulated EOF, the minimum value of t_3 is: t_3 min = 4384/f_C (323.3 μ s) + t_{NRT}

where:

- t_{SOF} is the time required by the M24LR04E-R to transmit an SOF to the VCD
- t_{NRT} is the nominal response time of the M24LR04E-R

 t_{NRT} and t_{SOF} are dependent on the M24LR04E-R-to-VCD data rate and subcarrier modulation mode.

When configured in the RF busy mode, the RF WIP/BUSY pin is driven to 0 from the SOF starting the inventory command to the end of the M24LR04E-R response. If the M24LR04E-R does not receive the corresponding slot marker, the RF WIP/BUSY pin remains at 0 till the next RF power-off.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.19 Fast Initiate

On receiving the Fast Initiate command, the M24LR04E-R sets the internal Initiate_flag and sends back a response only if it is in the Ready state. The command has to be issued in the Non Addressed mode only (Select_flag is reset to 0 and Address_flag is reset to 0). If an error occurs, the M24LR04E-R does not generate any answer. The Initiate_flag is reset after a power-off of the M24LR04E-R. The data rate of the response is multiplied by 2.

The subcarrier_flag should be set to 0, otherwise the M24LR04E-R answers with an error code.

The request contains:

No data

Table 92. Fast Initiate request format

Request SOF	Request_flags	Fast Initiate	IC Mfg Code	CRC16	Request EOF
	8 bits	C2h	02h	16 bits	

The response contains:

- the flags,
- the Unique ID.

Table 93. Fast Initiate response format

Response SOF	Response _flags	DSFID	UID	CRC16	Response EOF
	8 bits	8 bits	64 bits	16 bits	

Figure 71. Fast Initiate frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Fast Initiate command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.20 Fast Read Multiple Block

On receiving the Fast Read Multiple Block command, the M24LR04E-R reads the selected blocks and sends back their value in multiples of 32 bits in the response. The blocks are numbered from 00h to 1FFh in the request and the value is minus one (–1) in the field. For example, if the "Number of blocks" field contains the value 06h, seven blocks are read. The maximum number of blocks is fixed to 32 assuming that they are all located in the same sector. If the number of blocks overlaps sectors, the M24LR04E-R returns an error code.

The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly.

The Option_flag is supported. The data rate of the response is multiplied by 2.

The subcarrier_flag should be set to 0, otherwise the M24LR04E-R answers with an error code.

Table 94. Fast Read Multiple Block request format

Request SOF	Request_ flags	Fast Read Multiple Block	IC Mfg code	UID ⁽¹⁾	First block number	Number of blocks	CRC16	Request EOF
	8 bits	C3h	02h	64 bits	8 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

- Request flag
- UID (Optional)
- First block number
- Number of blocks

Table 95. Fast Read Multiple Block response format when Error_flag is NOT set

Response SOF	Response_ flags	Sector security status ⁽¹⁾	Data	CRC16	Response EOF
	8 bits	8 bits ⁽²⁾	32 bits ⁽²⁾	16 bits	

^{1.} Gray means that the field is optional.

Response parameters:

- Sector security status if Option_flag is set (see Table 96)
- N block of data

Table 96. Sector security status if Option_flag is set

υ ₇	D ₆	D ₅	υ4	D3	υ2	υ1	υ ₀
Reserve	d for futu All at 0.	re use.		word ol bits			0: Current sector not locked 1: Current sector locked

^{2.} Repeated as needed.

Table 97. Fast Read Multiple Block response format when Error flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	


Response parameter:

Error code as Error_flag is set:

O3h: the option is not supported10h: block address not available

15h: block read-protected

Figure 72. Fast Read Multiple Block frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Fast Read Multiple Block command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.21 Inventory Initiated

Before receiving the Inventory Initiated command, the M24LR04E-R must have received an Initiate or a Fast Initiate command in order to set the Initiate_ flag. If not, the M24LR04E-R does not answer to the Inventory Initiated command.

On receiving the Inventory Initiated request, the M24LR04E-R runs the anticollision sequence. The Inventory_flag must be set to 1. The meaning of flags 5 to 8 is given in *Table 29*.

The request contains:

- the flags,
- the Inventory Command code,
- the AFI if the AFI flag is set,
- the mask length,
- the mask value,
- the CRC.

The M24LR04E-R does not generate any answer in case of error.

Table 98. Inventory Initiated request format

Request SOF	Request _flags	Inventory Initiated	IC Mfg code	Optional AFI	Mask length	Mask value	CRC16	Request EOF
	8 bits	D1h	02h	8 bits	8 bits	0 - 64 bits	16 bits	

The response contains:

- the flags,
- the Unique ID.

Table 99. Inventory Initiated response format

Response SOF	Response _flags	DSFID	UID	CRC16	Response EOF
	8 bits	8 bits	64 bits	16 bits	

During an Inventory process, if the VCD does not receive an RF M24LR04E-R response, it waits for a time t₃ before sending an EOF to switch to the next slot. t₃ starts from the rising edge of the request EOF sent by the VCD.

- If the VCD sends a 100% modulated EOF, the minimum value of t_3 is: t_3 min = 4384/f_C (323.3µs) + t_{SOF}
- If the VCD sends a 10% modulated EOF, the minimum value of t_3 is: t_3 min = 4384/ f_C (323.3 μ s) + t_{NRT}

where:

- t_{SOF} is the time required by the M24LR04E-R to transmit an SOF to the VCD
- t_{NRT} is the nominal response time of the M24LR04E-R

 $t_{\mbox{\footnotesize{NRT}}}$ and $t_{\mbox{\footnotesize{SOF}}}$ are dependent on the M24LR04E-R-to-VCD data rate and subcarrier modulation mode.

When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF starting the inventory command to the end of the M24LR04E-R response. If the M24LR04E-R does not receive the corresponding slot marker, the RF WIP/BUSY pin remains at 0 till the next RF power-off.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.22 Initiate

On receiving the Initiate command, the M24LR04E-R sets the internal Initiate_flag and sends back a response only if it is in the ready state. The command has to be issued in the Non Addressed mode only (Select_flag is reset to 0 and Address_flag is reset to 0). If an error occurs, the M24LR04E-R does not generate any answer. The Initiate_flag is reset after a power-off of the M24LR04E-R.

The request contains:

No data

Table 100. Initiate request format

Request SOF	Request_flags	Initiate	IC Mfg code	CRC16	Request EOF
	8 bits	D2h	02h	16 bits	


The response contains:

- the flags,
- the Unique ID.

Table 101. Initiate Initiated response format

Response SOF	Response _flags	DSFID	UID	CRC16	Response EOF
	8 bits	8 bits	64 bits	16 bits	

Figure 73. Initiate frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the Initiate command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.23 ReadCfg

On receiving the ReadCfg command, the M24LR04E-R reads the Configuration byte and sends back its 8-bit value in the response.

The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly. If the Protocol_extension_flag is at 1, the M24LR04E-R answers with an error code. The Option_flag is not supported. The Inventory_flag must be set to 0.

Table 102. ReadCfg request format

Request SOF	Request_ flags	ReadCfg	IC Mfg code	UID ⁽¹⁾	CRC16	Request EOF
	8 bits	A0h	02h	64 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

UID (optional)

Table 103. ReadCfg response format when Error_flag is NOT set

Response SOF	Response_flags	Data	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameters:

One byte of data: Configuration byte


Table 104. ReadCfg response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set
 - 03h: the option is not supported
 - 0Fh: error with no information given

Figure 74. ReadCfg frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the ReadCfg command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.24 WriteEHCfg

On receiving the WriteEHCfg command, the M24LR04E-R writes the data contained in the request to the Configuration byte and reports whether the write operation was successful in the response. The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly. If the Protocol_extension_flag is at 1, the M24LR04E-R answers with an error code.

The Option_flag is supported, the Inventory_flag is not supported.

During the RF write cycle W_t , there should be no modulation (neither 100% nor 10%), otherwise, the M24LR04E-R may not program correctly the data into the Configuration byte. The W_t time is equal to t_{1nom} + 18 × 302 μ s.

Table 105. WriteEHCfg request format

Request SOF	Request_ flags	WriteEHCfg	IC Mfg code	UID ⁽¹⁾	Data	CRC16	Request EOF
	8 bits	A1h	02h	64 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

- Request flags
- UID (optional)
- Data: during WriteEHCfg command, bit 3 of the data is ignored (see *Table 14*).

Table 106. WriteEHCfg response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:

• No parameter. The response is send back after the writing cycle.


Table 107. WriteEHCfg response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set:
 - 13h: the specified block was not successfully programmed

Figure 75. WriteEHCfg frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the WriteEHCfg command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin is tied to 0 for the entire duration of the internal write cycle (from the end of a valid WriteEHCfg command to the beginning of the M24LR04E-R response).

26.25 WriteDOCfg

On receiving the WriteDOCfg command, the M24LR04E-R writes the data contained in the request to the Configuration byte and reports whether the write operation was successful in the response. The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly. If the Protocol_extension_flag is at 1, the M24LR04E-R answers with an error code.

The Option_flag is supported, the Inventory_flag is not supported.

During the RF write cycle W_t , there should be no modulation (neither 100% nor 10%), otherwise, the M24LR04E-R may not program correctly the data into the Configuration byte. The W_t time is equal to t_{1nom} + 18 × 302 μ s.

Table 108. WriteDOCfg request format

Request SOF	Request_ flags	WriteDOCfg	IC Mfg code	UID ⁽¹⁾	Data	CRC16	Request EOF
	8 bits	A4h	02h	64 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

- Request flag
- UID (optional)
- Data: during a WriteDOCfg command, bits 2 to 0 of the data are ignored (see Table 14).

Table 109. WriteDOCfg response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:

• No parameter. The response is sent back after the writing cycle.

Table 110. WriteDOCfg response format when Error_flag is set


Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

118/142

- Error code as Error_flag is set:
 - 13h: the specified block was not successfully programmed

Figure 76. WriteDOCfg frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the WriteEHCfg command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin is tied to 0 for the entire duration of the internal write cycle (from the end of a valid WriteDOCfg command to the beginning of the M24LR04E-R response).

26.26 SetRstEHEn

On receiving the SetRstEHEn command, the M24LR04E-R sets or resets the EH_enable bit in the volatile Control register. The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly. If the Protocol_extension_flag is at 1, the M24LR04E-R answers with an error code. The Option_flag and the Inventory_flag are not supported.

Table 111. SetRstEHEn request format

Request SOF	Request_ flags	SetRstEHEn	IC Mfg code	UID ⁽¹⁾	Data	CRC16	Request EOF
	8 bits	A2h	02h	64 bits	8 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

- Request flags
- UID (optional)
- Data: during a SetRstEHEn command, bits 7 to 1 are ignored. Bit 0 is the EH_enable bit.

Table 112. SetRstEHEn response format when Error_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:

No parameter. The response is sent back after t₁.


Table 113. SetRstEHEn response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameter:

- Error code as Error_flag is set:
 - 03h: the option is not supported

Figure 77. SetRstEHEn frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the SetRstEHEn command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

26.27 CheckEHEn

On receiving the CheckEHEn command, the M24LR04E-R reads the Control register and sends back its 8-bit value in the response.

The Protocol_extension_flag should be set to 0 for the M24LR04E-R to operate correctly. If the Protocol_extension_flag is at 1, the M24LR04E-R answers with an error code. The Option_flag is not supported. The Inventory_flag must be set to 0.

Table 114. CheckEHEn request format

Request SOF	Request_ flags	CheckEHEn	IC Mfg code	UID ⁽¹⁾	CRC16	Request EOF
	8 bits	A3h	02h	64 bits	16 bits	

^{1.} Gray means that the field is optional.

Request parameters:

UID (optional)

Table 115. CheckEHEn response format when Error_flag is NOT set

Response SOF	Response_flags	Data	CRC16	Response EOF
	8 bits	8 bits	16 bits	

Response parameters:

• One byte of data: volatile Control register (see Table 15)


Table 116. CheckEHEn response format when Error_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
	8 bits 8 bits		16 bits	

Response parameter:

- Error code as Error_flag is set
 - 03h: the option is not supported

Figure 78. CheckEHEn frame exchange between VCD and M24LR04E-R



When configured in the RF busy mode, the RF WIP/BUSY pin is tied to 0 from the SOF that starts the CheckEHEn command to the end of the M24LR04E-R response.

When configured in the RF write in progress mode, the RF WIP/BUSY pin remains in high-Z state.

Maximum rating M24LR04E-R

27 Maximum rating

Stressing the device above the rating listed in *Table 117* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 117. Absolute maximum ratings

Symbol	Parameter			Max.	Unit
T _A	Ambient operating temperature	-40	85	°C	
			15	25	°C
T _{STG} ,	Storage conditions	Sawn wafer on UV		6 ⁽¹⁾	months
h _{STG} , t _{STG}	otorago contanone	tape	•	t in its orig	
T _{STG}	Storage temperature	UFDFPN8 (MLP8), SO8, TSSOP8	-65	150	°C
T _{LEAD}	Lead temperature during soldering	UFDFPN8 (MLP8), SO8, TSSOP8	see note (2)		°C
V _{IO}	I ₂ C input or output range		-0.50	6.5	V
V _{CC}	I ₂ C supply voltage		-0.50	6.5	V
I _{OL_MAX}	DC output current on pin SDA or RF WIP/BUSY (when equal to 0)			5	mA
I _{CC} ⁽³⁾	RF supply current AC0 - AC1			50	mA
V _{MAX_1} ⁽³⁾	RF input voltage amplitude peak to peak between AC0 and AC1, GND pad left floating	VAC0-VAC1		27	V
V _{MAX_2} (3)	AC voltage between AC0 and GND, or AC1 and GND	VAC0-GND, or VAC1-GND	-1	11	V
	Electrostatic discharge voltage	AC0, AC1		1000	
V_{ESD}	(human body model) ⁽⁴⁾ Other pads			3500	V
	Electrostatic discharge voltage (Ma		400		

^{1.} Counted from ST shipment date.

Compliant with JEDEC Std J-STD-020C (for small body, Sn-Pb or Pb assembly), the ST ECOPACK[®]
7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS)
2002/95/EU.

^{3.} Based on characterization, not tested in production.

^{4.} AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1 = 100 pF, R1 = 1500 Ω , R2 = 500 Ω)

28 I²C DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device in I²C mode. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 118. I²C operating conditions

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	1.8	5.5	V
T _A	Ambient operating temperature	-40	85	°C

Table 119. AC test measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C _L	Load capacitance	10	pF	
	Input rise and fall times		50	ns
	Input levels	0.2V _{CC} to 0.8V _{CC}		V
	Input and output timing reference levels	0.3V _{CC} to 0.7V _{CC}		V

Figure 79. AC test measurement I/O waveform




Table 120. Input parameters

Symbol	Parameter	Min.	Max.	Unit
C _{IN}	Input capacitance (SDA)	-	8	pF
C _{IN}	Input capacitance (other pins)	-	6	pF
t _{NS} ⁽¹⁾	Pulse width ignored (Input filter on SCL and SDA)	•	80	ns

^{1.} Characterized only.

Table 121. I²C DC characteristics

Symbol	Parameter	Test condition	Min.	Max.	Unit	
I _{LI}	Input leakage current (SCL, SDA)	$V_{IN} = V_{SS}$ or V_{CC} device in Standby mode		± 2	μΑ	
I _{LO_Vout}	Vout output leakage current	external voltage applied on Vout: Vss or Vcc		± 5	μΑ	
I _{LO}	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: Vss or Vcc		± 2	μA	
		V_{CC} = 1.8 V, f_{c} = 100 kHz (rise/fall time < 50 ns)		50		
	Supply surrent (Bood)(1)	V_{CC} = 1.8 V, f_c = 400 kHz (rise/fall time < 50 ns)		100		
I _{CC}	Supply current (Read) ⁽¹⁾	V_{CC} = 2.5 V, f_c = 400 kHz (rise/fall time < 50 ns)		200	μA	
		V_{CC} = 5.5 V, f_{c} = 400 kHz (rise/fall time < 50 ns)		400		
I _{CC0}	Supply current (Write) ⁽¹⁾	V _{CC} = 1.8 - 5.5 V		220	μΑ	
		$V_{IN} = V_{SS} \text{ or } V_{CC}$ $V_{CC} = 1.8 \text{ V}$		30		
I _{CC1}	Standby supply current	$V_{IN} = V_{SS} \text{ or } V_{CC}$ $V_{CC} = 2.5 \text{ V}$		30	μΑ	
		$V_{IN} = V_{SS} \text{ or } V_{CC}$ $V_{CC} = 5.5 \text{ V}$		40		
		V _{CC} = 1.8 V	-0.45	0.25V _{CC}		
V _{IL}	Input low voltage (SDA, SCL)	V _{CC} = 2.5 V	-0.45	0.25V _{CC}	V	
		V _{CC} = 5.5 V	-0.45	0.3V _{CC}		
		V _{CC} = 1.8 V	0.75V _{CC}	V _{CC} +1		
V_{IH}	Input high voltage (SDA, SCL)	V _{CC} = 2.5 V	0.75V _{CC} V _{CC} +1		V	
	,	V _{CC} = 5.5 V	0.7V _{CC}	V _{CC} +1		
V _{OL}	Output low voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 1.8 \text{ V or}$ $I_{OL} = 3 \text{ mA}, V_{CC} = 5.5 \text{ V}$		0.4	V	


^{1.} SCL, SDA connected to Ground or V_{CC} . SDA connected to V_{CC} through a pull-up resistor.

Table 122. I²C AC characteristics

	Test conditions specified in Table 118						
Symbol	Alt.	Parameter	Min.	Max.	Unit		
f _C	f _{SCL}	Clock frequency	25	400	kHz		
t _{CHCL}	t _{HIGH}	Clock pulse width high	0.6	20000 ⁽¹⁾	μs		
t _{CLCH}	t_{LOW}	Clock pulse width low	1.3	20000 ⁽²⁾	μs		
t _{START_OU}		I ² C timeout on Start condition	40		ms		
t _{XH1XH2} (3)	t _R	Input signal rise time	20	300	ns		
t _{XL1XL2} (3)	t _F	Input signal fall time	20	300	ns		
t _{DL1DL2}	t _F	SDA (out) fall time	20	100	ns		
t _{DXCX}	t _{SU:DAT}	Data in set up time	100		ns		
t _{CLDX}	t _{HD:DAT}	Data in hold time	0		ns		
t _{CLQX}	t _{DH}	Data out hold time	100		ns		
t _{CLQV} ⁽⁴⁾⁽⁵⁾	t _{AA}	Clock low to next data valid (access time)	100	900	ns		
t _{CHDX} ⁽⁶⁾	t _{SU:STA}	Start condition set up time	600		ns		
t _{DLCL}	t _{HD:STA}	Start condition hold time	0.6	35000 ⁽⁷⁾	μs		
t _{CHDH}	t _{SU:STO}	Stop condition set up time	600		ns		
t _{DHDL}	t _{BUF}	Time between Stop condition and next Start condition	1300		ns		
t _W		I ² C write time		5	ms		

- 1. t_{CHCL} timeout
- 2. t_{CLCH} timeout
- 3. Values recommended by the I²C-bus Fast-Mode specification.
- 4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
- 5. t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach $0.8V_{CC}$ in a compatible way with the I^2C specification (which specifies $t_{SU:DAT}$ (min) = 100 ns), assuming that the $R_{bus} \times C_{bus}$ time constant is less than 500 ns (as specified in *Figure 3*).
- 6. For a reStart condition, or following a write cycle.
- 7. t_{DLCL} timeout

Figure 80. I²C AC waveforms



29 RF electrical parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device in RF mode.

The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 123. RF characteristics^{(1) (2)}

Symbol	Parameter Condition		Min	Тур	Max	Unit
f _{CC}	External RF signal frequency		13.553	13.56	13.567	MHz
H_ISO	Operating field according to ISO	T _A = -40 °C to 85 °C	150		5000	mA/ m
MI _{CARRIER}	10% carrier modulation index (3)	150 mA/m > H_ISO > 1000 mA/m	15		30	%
	MI=(A-B)/(A+B)	H_ISO > 1000 mA/m	10		30	
t _{RFR} , t _{RFF}	10% rise and fall time		0.5		3.0	μs
t _{RFSBL}	10% minimum pulse width for bit		7.1		9.44	μs
MI _{CARRIER}	100% carrier modulation index	$MI=(A-B)/(A+B)^{(4)}$	95		100	%
t _{RFR} , t _{RFF}	100% rise and fall time		0.5		3.5	μs
t _{RFSBL}	100% minimum pulse width for bit		7		9.44	μs
t _{MIN CD}	Minimum time from carrier generation to first data	From H-field min			1	ms
f _{SH}	Subcarrier frequency high	F _{CC} /32		423.75		kHz
f _{SL}	Subcarrier frequency low	F _{CC} /28		484.28		kHz
t ₁	Time for M24LR04E-R response	4224/F _S	318.6	320.9	323.3	μs
t ₂	Time between commands	4224/F _S	309	311.5	314	μs
W _t	RF write time (including internal Verify)			5.75		ms
I _{CC_RF}	Operating current (Read) ⁽⁵⁾	VAC0-VAC1 (4 V peak to peak)		20		μΑ
C _{TUN}	Internal tuning capacitor in SO8 ⁽⁶⁾	f = 13.56 MHz	24.8	27.5	30.2	pF
V _{BACK}	Backscattered level as defined by ISO test	ISO10373-7	10			mV

Table 123. RF characteristics⁽¹⁾ (continued)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{MAX_1} ⁽³⁾	RF input voltage amplitude between AC0 and AC1, GND pad left floating, VAC0-VAC1 peak to peak ⁽⁷⁾				20	V
V _{MAX_2} (3)	AC voltage between AC0 and GND or between AC1 and GND		-1		8.5	V
	RF input voltage amplitude	Inventory and Read operations		4	4.5	V
V _{MIN_1} ⁽³⁾	between AC0 and AC1, GND pad left floating, VAC0-VAC1 peak to peak ⁽⁷⁾	Write operations		4.5	5	V
V (3)	AC voltage between AC0 and	Inventory and Read operations		1.8	2	V
V _{MIN_2} ⁽³⁾	GND or between AC1 and GND	Write operations		2	2.2	V
t _{RF_OFF}	RF OFF time	Chip reset	2			ms

- 1. $T_A = -40$ to 85 °C. Characterized only.
- 2. All timing characterizations were performed between 0 °C and 50 °C on a reference antenna with the following

characteristics: External size: 75 mm x 48 mm Number of turns: 5

Width of conductor: 0.5 mm

Space between two conductors: 0.3 mm

Value of the tuning capacitor in SO8: 27.5 pF (M24LR04E-R) Value of the coil: 5 µH_

Tuning frequency: 13.56 MHz.

- 3. 15% (or more) carrier modulation index offers a better signal/noise ratio and therefore a wider operating range with a better noise immunity.
- 4. Temperature range 0 °C to 90 °C
- 5. Characterized on bench.
- 6. Characterized only, at room temperature only, measured at VAC0-VAC1 = 1 V peak to peak.
- 7. Characterized only, at room temperature only.

Table 124. Operating conditions

Symbol	Parameter	Min.	Max.	Unit
T _A	Ambient operating temperature	-40	85	°C

Figure 81 shows an ASK modulated signal from the VCD to the M24LR04E-R. The test condition for the AC/DC parameters are:

- Close coupling condition with tester antenna (1 mm)
- M24LR04E-R performance measured at the tag antenna
- M24LR04E-R synchronous timing, transmit and receive

Figure 81. ASK modulated signal




Table 125 below summarizes respectively the minimum AC0-AC1 input power level $P_{AC0-AC1_min}$ required for the Energy harvesting mode, the corresponding maximum current consumption I_{sink_max} and variation of the analog voltage Vout for the various Energy harvesting fan-out configurations defined by bits b0 and b1 of the Configuration byte.

Table 125. Energy harvesting^{(1) (2)}

Range	H _{min} ⁽³⁾	P _{min} ⁽⁴⁾	Vout@I=0	Vout@I _{sink_max}	I _{sink_max} @P _{min}
00	3.5 A/m	100 mW	2.7 V min 4.5 V max	1.7 V	6 mA
01	2.4 A/m	60 mW	2.7 V min 4.5 V max	1.9 V	3 mA
10	1.6 A/m	30 mW	2.7 V min 4.5 V max	2.1 V	1 mA
11	1.0 A/m	16 mW	2.7 V min 4.5 V max	2.3 V	300 μΑ

- 1. Characterized only
- 2. Valid from -40 $^{\circ}$ C to +85 $^{\circ}$ C
- 3. H_{min} characterized according to ISO10373-7 test method
- 4. P_{min} calculated from DC measurements

Note:

We recommend to choose the Energy Harvesting Range in respect with the maximum current requested by the application to avoid any disabling of Energy Harvesting mode (for example, choose Range 01 for a max consumption of 2 mA).

Figure 82. Vout vs. Isink




Figure 83. Range 11 domain




Figure 84. Range 10 domain






Figure 85. Range 01 domain







30 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.




Figure 87. SO8N - 8-lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.

Table 126. SO8N – 8-lead plastic small outline, 150 mils body width, package data

Symbol	millimeters			inches ⁽¹⁾		
	Тур	Min	Max	Тур	Min	Max
Α			1.75			0.0689
A1		0.10	0.25		0.0039	0.0098
A2		1.25			0.0492	
b		0.28	0.48		0.0110	0.0189
С		0.17	0.23		0.0067	0.0091
ccc			0.10			0.0039
D	4.90	4.80	5.00	0.1929	0.1890	0.1969
E	6.00	5.80	6.20	0.2362	0.2283	0.2441
E1	3.90	3.80	4.00	0.1535	0.1496	0.1575
е	1.27	_	_	0.0500	_	_
h		0.25	0.50			
k		0°	8°		0°	8°
L		0.40	1.27		0.0157	0.0500
L1	1.04			0.0410		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 88. UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, package outline

- 1. Drawing is not to scale.
- 2. The central pad (E2 × D2 area in the above illustration) is internally pulled to V_{SS}. It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.
- 3. The circle in the top view of the package indicates the position of pin 1.

Table 127. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data

Symbol	millimeters			inches ⁽¹⁾		
	Тур	Min	Max	Тур	Min	Max
Α	0.550	0.450	0.600	0.0217	0.0177	0.0236
A1	0.020	0.000	0.050	0.0008	0.0000	0.0020
b	0.250	0.200	0.300	0.0098	0.0079	0.0118
D	2.000	1.900	2.100	0.0787	0.0748	0.0827
D2 (rev MC)		1.200	1.600		0.0472	0.0630
Е	3.000	2.900	3.100	0.1181	0.1142	0.1220
E2 (rev MC)		1.200	1.600		0.0472	0.0630
е	0.500			0.0197		
K		0.300			0.0118	
L		0.300	0.500		0.0118	0.0197
L1			0.150			0.0059
L3		0.300			0.0118	
eee ⁽²⁾		0.080			0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

134/142 Doc ID 022208 Rev 5

Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.

Figure 89. TSSOP8 - 8-lead thin shrink small outline, package outline

1. Drawing is not to scale.

Table 128. TSSOP8 – 8-lead thin shrink small outline, package mechanical data


Symbol	millimeters			inches ⁽¹⁾		
	Тур	Min	Max	Тур	Min	Max
Α			1.2			0.0472
A1		0.05	0.15		0.002	0.0059
A2	1	0.8	1.05	0.0394	0.0315	0.0413
b		0.19	0.3		0.0075	0.0118
С		0.09	0.2		0.0035	0.0079
СР			0.1			0.0039
D	3	2.9	3.1	0.1181	0.1142	0.122
е	0.65	-	-	0.0256	-	-
E	6.4	6.2	6.6	0.252	0.2441	0.2598
E1	4.4	4.3	4.5	0.1732	0.1693	0.1772
L	0.6	0.45	0.75	0.0236	0.0177	0.0295
L1	1			0.0394		
а		0°	8°		0°	8°
N	8			8		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Part numbering M24LR04E-R

31 Part numbering

Table 129. Ordering information scheme for bare die devices or packaged devices



/2 = 27.5 pF

1. Delivery type: wafer tested, unsawn, without backgrinding. Wafer thickness: 725 μ m \pm 20 μ m. Bad chip identification by STIF wafer maps provided by STMicroelectronics.

2. For packaged devices only.

Appendix A Anticollision algorithm (informative)

The following pseudocode describes how anticollision could be implemented on the VCD, using recursivity.

A.1 Algorithm for pulsed slots

```
function push (mask, address); pushes on private stack
function pop (mask, address); pops from private stack
function pulse_next_pause; generates a power pulse
function store (M24LR04E-R_UID); stores M24LR04E-R_UID
function poll_loop (sub_address_size as integer)
  pop (mask, address)
  mask = address & mask; generates new mask
           ; send the request
  mode = anticollision
  send_Request (Request_cmd, mode, mask length, mask value)
  for sub_address = 0 to (2^sub_address_size - 1)
    pulse_next_pause
    if no_collision_is_detected; M24LR04E-R is inventoried
       then
         store (M24LR04E-R_UID)
       else; remember a collision was detected
         push (mask, address)
       endif
    next sub address
  if stack_not_empty ; if some collisions have been detected and
    then ; not yet processed, the function calls itself
       poll_loop (sub_address_size); recursively to process the
last stored collision
    endif
end poll_loop
main_cycle:
  mask = null
  address = null
  push (mask, address)
  poll_loop(sub_address_size)
end_main_cycle
```

CRC (informative) M24LR04E-R

Appendix B CRC (informative)

B.1 CRC error detection method

The cyclic redundancy check (CRC) is calculated on all data contained in a message, from the start of the flags through to the end of Data. The CRC is used from VCD to M24LR04E-R and from M24LR04E-R to VCD.

Table 130. CRC definition

		CRC definition			
CRC type	Length	Polynomial	Direction	Preset	Residue
ISO/IEC 13239	16 bits	$X^{16} + X^{12} + X^5 + 1 = 8408h$	Backward	FFFFh	F0B8h

To add extra protection against shifting errors, a further transformation on the calculated CRC is made. The one's complement of the calculated CRC is the value attached to the message for transmission.

To check received messages, the two CRC bytes are often also included in the recalculation, for ease of use. In this case, the expected value for the generated CRC is the residue F0B8h.

B.2 CRC calculation example

This example in C language illustrates one method of calculating the CRC on a given set of bytes comprising a message.

C-example to calculate or check the CRC16 according to ISO/IEC 13239

```
#define POLYNOMIAL0x8408//
                             x^16 + x^12 + x^5 + 1
#define PRESET_VALUE0xFFFF
#define CHECK_VALUE0xF0B8
#define NUMBER_OF_BYTES4// Example: 4 data bytes
#define CALC_CRC1
#define CHECK_CRC0
void main()
  unsigned int current_crc_value;
  unsigned char array_of_databytes[NUMBER_OF_BYTES + 2] = {1, 2, 3,
4, 0x91, 0x39};
  int
                number_of_databytes = NUMBER_OF_BYTES;
  int
                calculate_or_check_crc;
                i, j;
  calculate_or_check_crc = CALC_CRC;
// calculate_or_check_crc = CHECK_CRC;// This could be an other
example
  if (calculate_or_check_crc == CALC_CRC)
  {
```

M24LR04E-R CRC (informative)

```
number of databytes = NUMBER OF BYTES;
  }
  else
        // check CRC
  {
      number_of_databytes = NUMBER_OF_BYTES + 2;
  current_crc_value = PRESET_VALUE;
  for (i = 0; i < number_of_databytes; i++)</pre>
      current_crc_value = current_crc_value ^ ((unsigned
int)array_of_databytes[i]);
      for (j = 0; j < 8; j++)
          if (current_crc_value & 0x0001)
              current_crc_value = (current_crc_value >> 1) ^
POLYNOMIAL;
          else
              current_crc_value = (current_crc_value >> 1);
      }
  }
  if (calculate_or_check_crc == CALC_CRC)
      current_crc_value = ~current_crc_value;
      printf ("Generated CRC is 0x%04X\n", current_crc_value);
      // current_crc_value is now ready to be appended to the data
stream
     // (first LSByte, then MSByte)
  }
  else // check CRC
      if (current_crc_value == CHECK_VALUE)
          printf ("Checked CRC is ok (0x%04X)\n",
current_crc_value);
      }
      else
          printf ("Checked CRC is NOT ok (0x%04X)\n",
current_crc_value);
      }
  }
}
```

Appendix C Application family identifier (AFI) (informative)

The AFI (application family identifier) represents the type of application targeted by the VCD and is used to extract from all the M24LR04E-Rs present only the M24LR04E-R meeting the required application criteria.

It is programmed by the M24LR04E-R issuer (the purchaser of the M24LR04E-R). Once locked, it cannot be modified.

The most significant nibble of the AFI is used to code one specific or all application families, as defined in *Table 131*.

The least significant nibble of the AFI is used to code one specific or all application subfamilies. Subfamily codes different from 0 are proprietary.

Table 131. AFI coding⁽¹⁾

AFI most significant nibble	AFI least significant nibble	Meaning VICCs respond from	Examples / Note
'0'	'0'	All families and subfamilies	No applicative preselection
'X'	'0	All subfamilies of family X	Wide applicative preselection
'X	''Y'	Only the Yth subfamily of family X	
'0'	'Υ'	Proprietary subfamily Y only	
"1	"0', 'Y'	Transport	Mass transit, bus, airline,
'2	"0', 'Y'	Financial	IEP, banking, retail,
'3	"0', 'Y'	Identification	Access control,
'4	"0', 'Y'	Telecommunication	Public telephony, GSM,
'5'	'0', 'Y'	Medical	
'6	"0', 'Y'	Multimedia	Internet services
'7	"0', 'Y'	Gaming	
8	"0', 'Y'	Data Storage	Portable files,
'9	"0', 'Y'	Item management	
'A	"0', 'Y'	Express parcels	
'B	"0', 'Y'	Postal services	
'C	"0', 'Y'	Airline bags	
'D	"0', 'Y'	RFU	
'E	"0', 'Y'	RFU	
'F'	'0', 'Y'	RFU	

^{1.} X = '1' to 'F', Y = '1' to 'F'

M24LR04E-R Revision history

Revision history

Table 132. Document revision history

Date	Revision	Changes
06-Dec-2011	1	Initial release.
06-Feb-2012	2	Updated <i>Table 125: Energy harvesting</i> and added note under the table. Replaced figures <i>82</i> to <i>86</i> .
21-Feb-2012	3	Changed datasheet status to "Full datasheet".
21-May-2012	4	Updated Table 122: I2C AC characteristics and Section 31: Part numbering.
12-Jun-2012	5	Updated Figure 49: M24LR04E-R state transition diagram on page 66.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

142/142 Doc ID 022208 Rev 4