


Page 2
LPC3154 Powering and Unused parts

Page 3
LPC3154 Digital I/O

Page 4
JTAG Interface

Page 5
LPC12xx target

Page 6
Expansion connector



UL = UnLoaded = normally not mounted component.


Default jumper settings are indicated in the schematic. However, always check jumper positions on actual boards since there is no guarantee that all jumpers are in default place.

NXP Semiconductors


TITLE: LPCXpresso LPC1200 rev B

Document Number:	REV:
Date: 11/24/2010 8:32:18 AM	Sheet: 1/6


Note: 1V8 rail is actually 1.4V since internal regulator in default



Analog parts of LPC3154



Not used parts of LPC3154



NXP Semiconductors



TITLE: LPCXpresso LPC1200 rev B

Document Number: REV:





Date: 11/24/2010 8:32:18 AM Sheet: 2/6

Boot mode - USB via DFU class

USB 2.0 OTG Interface



LED




NXP Semiconductors

TITLE: LPCXpresso LPC1200 rev B

Document Number:	REV:
Date: 11/24/2010 8:32:18 AM	Sheet: 3/6


SWD/JTAG Interface



J4 not mounted, but can be if bridge wires below are cut.

Bridge wires can be cut on pcb

J5 can connect to external SWD/JTAG interface if LPCXpresso target side (LPC12xx) is disconnected.



NXP Semiconductors

TITLE: LPCXpresso LPC1200 rev B


Document Number:

REV:


Date: 11/24/2010 8:32:18 AM

Sheet: 4/6






From LPC-LINK Side



LPC12XX Target Side



J7 normally shorted. Can be used for current consumption measurements on U8.



NXP Semiconductors

TITLE: LPCxpresso LPC1200 rev B

Document Number:

REV:

Date: 11/24/2010 8:32:18 AM


Sheet: 5/6

↑
LPC-LINK side

Expansion Connector (superset of mbed pinning)

mbed	LPCXpresso
GND	GND
VIN (4.5-14V)	VIN (4.5-5.5V)
VB (battery supply)	not used
nR (reset)	PIO0_13 RESET
SPI1-MOSI	PIO0_17 MOSI/SWO
SPI1-MISO	PIO0_16 MISO
SPI1-SCK	PIO0_14 SCK
GPIO	PIO0_15 SSEL
UART1-TX / I2C1-SDA	PIO0_2 TXD
UART1-RX / I2C1-SCL	PIO0_1 RXD
SPI2-MOSI	PIO0_7
SPI2-MISO	PIO0_3
SPI2-SCL / UART2-TX	PIO0_9 TXD1
UART2-RX	PIO0_8 RXD1
AIN0	PIO0_30 AD0
AIN1	PIO0_31 AD1
AIN2	PIO1_0 AD2
AIN3 / AOUT	PIO1_5 AD7/CT16B1_MAT0
AIN4	PIO1_2 AD4/SWDIO
AIN5	PIO1_3 AD5
	PIO0_0
	PIO0_19
	PIO0_20
	PIO0_18 SWCLK
	PIO0_28
	PIO0_29
	PIO1_6

Dual row holes (2x27), 100 mil spacing



LPCXpresso	mbed
VOUT (+3.3V out) if self powered, else +3.3V input	VOUT (3.3V out)
not used	VU (5.0V USB out)
not used	IF+
not used	IF-
not used	RD- (Ethernet)
not used	RD+ (Ethernet)
not used	TD- (Ethernet)
not used	TD+ (Ethernet)
USB_DM	D- (USB)
USB_DP	D+ (USB)
PIO0_12	CAN-RD
PIO0_4	CAN-TD
PIO0_11 I2C-SDA	UART3-TX / I2C2-SDA
PIO0_10 I2C-SCL	UART3-RX / I2C2-SCL
PIO2_0 CT16B0_MAT0	PWMOUT0
PIO2_4 CT32B0_MAT0	PWMOUT1
PIO2_5 CT32B0_MAT1	PWMOUT2
PIO0_6 CT32B1_MAT0	PWMOUT3
PIO0_21 CT32B0_MAT3	PWMOUT4
PIO0_24 CT32B1_MAT1	PWMOUT5
PIO0_23	
PIO0_22	
PIO0_25	
PIO0_26	
PIO0_27	
GND	

NXP Semiconductors

TITLE: LPCXpresso LPC1200 rev B

Document Number: _____ REV: _____

Date: 11/24/2010 8:32:18 AM

Sheet: 6/6