

SCLS745A - DECEMBER 2013-REVISED FEBRUARY 2014

SN74LV1T125

# SN74LV1T125 Single Power Supply Single Buffer Gate with 3-State Output CMOS Logic

**Level Shifter** 

#### **Features**

- Single-Supply Voltage Translator at 5.0/3.3/2.5/1.8V V<sub>CC</sub>
- Operating Range of 1.8V to 5.5V
- **Up Translation** 
  - 1.2V<sup>(1)</sup> to 1.8V at 1.8V V<sub>CC</sub>
  - 1.5V<sup>(1)</sup> to 2.5V at 2.5V V<sub>CC</sub>
  - 1.8V<sup>(1)</sup> to 3.3V at 3.3V V<sub>CC</sub>
  - 3.3V to 5.0V at 5.0VV<sub>CC</sub>
- **Down Translation** 
  - 3.3V to 1.8V at 1.8V  $V_{CC}$
  - 3.3V to 2.5V at 2.5V V<sub>CC</sub>
  - 5.0V to 3.3V at 3.3V V<sub>CC</sub>
- Logic Output is Referenced to V<sub>CC</sub>
- **Output Drive** 
  - 8.0mA Output Drive at 5.0V
  - 7.0mA Output Drive at 3.3V
  - 3.0mA Output Drive at 1.8V
- Characterized up to 50MHz at 3.3V V<sub>CC</sub>
- 5.0V Tolerance on Input Pins
- -40°C to 125°C Operating Temperature Range
- Latch-Up Performance Exceeds 250mA Per JESD 17
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Supports Standard Logic Pinouts
- CMOS Output B Compatible with AUP1G and LVC1G Families
- Refer to the  $V_{IH}/V_{IL}$  and output drive for lower  $V_{CC}$  condition

#### 2 Applications

- Industrial controllers
- Telecom
- Portable applications
- Servers
- PC and notebooks
- Automotive

#### 3 Description

SN74LV1T125 is a low voltage CMOS gate logic that operates at a wider voltage range for industrial, portable, telecom, and automotive applications. The output level is referenced to the supply voltage and is able to support 1.8V/2.5V/3.3V/5V CMOS levels.


The input is designed with a lower threshold circuit to match 1.8V input logic at V<sub>CC</sub> = 3.3V and can be used in 1.8V to 3.3V level up translation. In addition, the 5V tolerant input pins enable down translation (e.g. 3.3V to 2.5V output at  $V_{\rm CC}$  = 2.5V). The wide  $V_{\rm CC}$  range of 1.8V to 5.5V allows generation of desired output levels to connect to controllers or processors.

The SN74LV1T125 is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

#### **Device Information**

ORDER NUMBER	PACKAGE	BODY SIZE
SN74LV1T125DBVR	SOT-23 (5)	2,90mm x 1,60mm
SN74LV1T125DCKR	SC70 (5)	2,00mm x 1,25mm

#### DCK or DBV PACKAGE (TOP VIEW)





#### **Table of Contents**

	1		4.6 Switching Characteristics
	Applications		Parameter Measurement Information
<ul><li>4.1 Logic Dia</li><li>4.2 Typical D</li><li>4.3 Absolute</li><li>4.4 Recommon</li></ul>	tory       2         gram       3         esign Examples       5         Maximum Ratings       6         ended Operating Conditions       6         Characteristics       7		5.1 More Product Selection

#### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Original (December 2013) to Revision A Page Updated document formatting. 1




#### **Function Table**

INPU (Lower Leve		OUTPUT (V <sub>CC</sub> CMOS)
OE <sup>(1)</sup>	А	Υ
L	Н	Н
L	L	L
Н	Х	Z

#### (1) Not recommend to floating OE pin for signal oscillation

SUPPLY Vcc = 3.3V								
INPU	OUTPUT							
(Lower Leve	(V <sub>CC</sub> CMOS)							
Α	В	Υ						
VIH(min) =	VOH(min) = 2.9 V							
VIL(max) =	VOL(max)= 0.2 V							

### 4.1 Logic Diagram



#### **Switching Characteristics at 50 MHz**




Figure 1. Excellent Signal Integrity (1.8V to 3.3V at 3.3V V<sub>CC</sub>)

# **Logic Diagram (continued)**

#### **Switching Characteristics at 50 MHz**




Figure 2. Excellent Signal Integrity (3.3V to 3.3V at 3.3V  $V_{CC}$ )




Figure 3. Switching Characteristics at 15 MHz

Figure 4. Excellent Signal Integrity (3.3V to 1.8V at 1.8V  $V_{\text{CC}}$ )



#### 4.2 Typical Design Examples




Figure 5. Switching Thresholds for 1.8-V to 3.3-V Translation



#### 4.3 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	-0.5	7.0	V	
$V_{I}$	Input voltage range (2)		-0.5	7.0	V
.,	Voltage range applied to	any output in the high-impedance or power-off state (2)	-0.5	4.6	V
Vo	Voltage range applied to	-0.5	V <sub>CC</sub> + 0.5	V	
$I_{IK}$	Input clamp current		-20	mA	
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output curren	t		±25	mA
	Continuous current through	gh V <sub>CC</sub> or GND		±50	mA
0	Package thermal	DBV package		206	°C/W
$\theta_{JA}$	impedance <sup>(3)</sup>	DCK package		252	· C/VV
T <sub>stg</sub>	Storage temperature rang	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 4.4 Recommended Operating Conditions<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT			
$V_{CC}$	Supply voltage	pply voltage						
$V_{I}$	Input voltage		0	5.5	V			
$V_{O}$	Output voltage		0	$V_{CC}$	V			
		V <sub>CC</sub> = 1.8 V		-3.0				
	High-level output	V <sub>CC</sub> = 2.5 V		-5.0	A			
I <sub>OH</sub>	current	V <sub>CC</sub> = 3.3 V		-7.0	mA			
		V <sub>CC</sub> = 5.0 V		-8.0				
		V <sub>CC</sub> = 1.8 V		3.0				
	Low-level output	V <sub>CC</sub> = 2.5 V		5.0	A			
I <sub>OL</sub>	current	V <sub>CC</sub> = 3.3 V		7.0	mA			
		V <sub>CC</sub> = 5.0 V		8.0				
		V <sub>CC</sub> = 1.8 V		20				
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V or } 2.5 \text{ V}$		20	ns/V			
	ian rato	V <sub>CC</sub> = 5.0 V		20				
T <sub>A</sub>	Operating free-air temp	perature	-40	125	°C			

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



#### 4.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V	T <sub>A</sub>	= 25°C		$T_A = -40^{\circ}C t$	UNIT		
	PARAWETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	UNIT	
			$V_{CC} = 1.65 \text{ V to } 1.8 \text{ V}$	0.95			1.0			
			V <sub>CC</sub> = 2.0 V	0.99			1.03			
			$V_{CC}$ = 2.25 V to 2.5 V	1.145			1.18			
.,	High-level input		V <sub>CC</sub> = 2.75 V	1.22			1.25		V	
$V_{IH}$	voltage		<sub>VCC</sub> = 3.0 V to 3.3 V	1.37			1.39		V	
			V <sub>CC</sub> = 3.6 V	1.47			1.48			
			$V_{CC} = 4.5 \text{ V to } 5.0 \text{ V}$	2.02			2.03			
			V <sub>CC</sub> = 5.5 V	2.1			2.11			
			V <sub>CC</sub> = 1.65 V to 2.0 V			0.57		0.55		
.,	Low-level input		V <sub>CC</sub> = 2.25 V to 2.75 V			0.75		0.71		
$V_{IL}$	voltage		V <sub>CC</sub> = 3.0 V to 3.6 V			0.8		0.65	V	
			V <sub>CC</sub> = 4.5 V to 5.5 V			0.8		0.8		
		I <sub>OH</sub> = -20 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.1			
		1 00 1	1.65 V	1.28			1.21			
		$I_{OH} = -2.0 \text{ mA}$	1.8 V	1.5			1.45		V	
		$I_{OH} = -3.0 \text{ mA}$	2.3 V	2.0			1.93			
		I <sub>OH</sub> = -3.0 mA	2.5 V	2.25			2.15			
$V_{OH}$	$I_{OH} = -3.0 \text{ mA}$	201/	2.78			2.7				
		$I_{OH} = -5.5 \text{ mA}$	3.0 V	2.6			2.49			
		$I_{OH} = -5.5 \text{ mA}$	3.3 V	2.9			2.8		V	
		I <sub>OH</sub> = -4.0 mA	4.5.1/	4.2			4.1		V	
		$I_{OH} = -8.0 \text{ mA}$	4.5 V	4.1			3.95			
		$I_{OH} = -8.0 \text{ mA}$	5.0 V	4.6			4.5			
		I <sub>OL</sub> = 20 μA	1.65 V to 5.5 V			0.1		0.1		
		I <sub>OL</sub> = 2.0 mA	1.65 V			0.2		0.25		
		I <sub>OH</sub> = 3.0 mA	2.3 V			0.15		0.2		
$V_{OL}$		I <sub>OL</sub> = 3.0 mA	3.0 V			0.11		0.15	V	
		I <sub>OL</sub> = 5.5 mA	3.0 V			0.21		0.252		
		I <sub>OL</sub> = 4.0 mA	4.5 V			0.15		0.2		
		I <sub>OL</sub> = 8.0 mA	4.5 V			0.3		0.35		
lı	A input	V <sub>I</sub> = 0 V or V <sub>CC</sub>	0 V, 1.8 V, 2.5 V, 3.3 V, 5.5 V			0.1		±1.0	μΑ	
			5.0 V			1.0		10.0		
		$V_{I} = 0 \text{ V or } V_{CC}; I_{O} = 0;$	3.3 V			1.0		10.0		
I <sub>CC</sub>		Open on loading	2.5 V			1.0		10.0	μA	
		1.8 V			1.0		10.0			
<b>A</b> I		One input at 0.3 V or 3.4 V Other inputs at 0 or $V_{CC}$ , $I_{O} = 0$	5.5 V			1.35		1.5	mA	
ΔI <sub>CC</sub>		One input at 0.3 V or 1.1 V Other inputs at 0 or V <sub>CC</sub> , I <sub>O</sub> = 0	1.8 V			10.0		10.0	μA	
Ci		V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		2.0	10.0	2.0	10.0	pF	
Co		V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		2.5		2.5		pF	

Copyright © 2013–2014, Texas Instruments Incorporated



### 4.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	FREQUENCY	V	V C.		25°C		T <sub>A</sub> = -65	°C to 1	25°C	LINUT				
PARAMETER	(INPUT)	(OUTPUT)	(TYP)	V <sub>cc</sub>	C <sub>L</sub>	MIN T	ΥP	MAX	MIN	TYP	MAX	UNIT				
				5.0 V	15 pF		2.7	5.5		3.4	6.5	ns				
			DC to 50 MHz	5.0 V	30 pF		3.0	6.5		4.1	7.5	115				
			DC to 50 MHz	3.3 V	15 pF		4.0	7.0		5.0	8.0	no				
	Any In	Υ		3.3 V	30 pF		4.9	8.0		6.0	9.0	ns				
t <sub>pd</sub>	Ally III	'	DC to 25 MHz	2.5 V	15 pF		5.8	8.5		6.8	9.5	ns				
			DC to 25 WHZ	2.5 V	30 pF		6.5	9.5		7.5	10.5	115				
			DC to 15 MHz	1.8 V	15 pF	1	0.5	13.0		11.8	14.0	ns				
			DC to 15 MHz	1.0 V	30 pF	1	2.0	14.5		12.0	15.5	115				
				5.0 V	15 pF		3.0	5.0		3.5	6.0	ns				
		: Y	DC to 50 MHz	5.0 V	30 pF		4.3	6.5		4.9	7.5	115				
				3.3 V	15 pF		4.0	6.5		4.5	7.5	ns				
	OE			3.3 V	30 pF		5.0	8.0		6.5	9.0					
$t_{PZH}$ , $t_{PZL}$	OE	r		DC to 25 MHz	DC to 25 MHz	DC to 25 MHz	DC to 25 MHz	DC to 25 MHz	2.5 V	15 pF		5.5	8.0		6.1	9.0
			DC 10 23 WI 12	2.5 V	30 pF		7.0	10.0		8.5	11.0	115				
			DC to 15 MHz	1.8 V	15 pF		9.0	12.0		9.85	13.0	ns				
			ואו פו מו סר או אבר	DC 10 15 WHZ	DC to 15 MHZ	DC 10 15 IVIHZ	DC 10 15 MHZ	1.0 V	30 pF	1	2.5	15.0		13.5	16.0	115
				5.0 V	15 pF		4.2	6.5		4.5	7.0	ns				
			DC to 50 MHz	3.0 V	30 pF		4.8	8.0		5.0	8.5	113				
			DC 10 30 WH 12	3.3 V	15 pF		4.5	7.0		5.0	8.0	ne				
	OE	Υ		3.5 V	30 pF		5.0	8.0		5.5	9.0	ns				
$t_{PHZ}$ , $t_{PLZ}$	OL	'	DC to 25 MHz	2.5 V	15 pF		5.0	11.0		6.0	9.0	ne				
			DC to 25 MHZ	2.3 V	30 pF		6.0	9.0		7.0	10.0	ns				
			DC to 15 MHz	1.8 V	15 pF		8.0	10.0		8.5	11.0	ns				
	1		DC to 15 WIHZ	1.0 V	30 pF		8.5	11.0		9.5	12.0	115				

### 4.7 Operating Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
			1.8 V ± 0.15 V	14	
	Dower discinstian consistence	f 4 MHz and 40 MHz	$2.5 \text{ V} \pm 0.2 \text{ V}$	14	~_
C <sub>pd</sub>	Power dissipation capacitance	f = 1 MHz and 10 MHz	$3.3 \text{ V} \pm 0.3 \text{ V}$	14	pF
			5.0 V ± 0.5 V	14	

Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated



#### 5 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6. Load Circuit and Voltage Waveforms



# **Parameter Measurement Information (continued)**

#### 5.1 More Product Selection

DEVICE	PACKAGE	DESCRIPTION
SN74LV1T00	DCK, DBV	2-Input Positive-NAND Gate
SN74LV1T02	DCK, DBV	2-Input Positive-NOR Gate
SN74LV1T04	DCK, DBV	Inverter Gate
SN74LV1T08	DCK, DBV	2-Input Positive-AND Gate
SN74LV1T125	DCK, DBV, DPW	Single Buffer Gate
SN74LV1T14	DCK, DBV	Single Schmitt-Trigger Inverter Gate
SN74LV1T32	DCK, DBV	2-Input Positive-OR Gate
SN74LV1T86	DCK, DBV	Single 2-Input Exclusive-Or Gate
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV4T125	RGY, PW	Quadruple Bus Buffer Gate With 3-State Outputs



#### 6 Device and Documentation Support

#### 6.1 Trademarks

All trademarks are the property of their respective owners.

#### 6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

#### 7 Mechanical, Packaging, and Orderable Information

The following packaging information and addendum reflect the most current data available for the designated devices. This data is subject to change without notice and revision of this document.

Product Folder Links: SN74LV1T125



#### PACKAGE OPTION ADDENDUM

21-Feb-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV1T125DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(NEZ3 ~ NEZS)	Samples
SN74LV1T125DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(WZ3 ~ WZS)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

21-Feb-2014

n no event shall TI's liability arising out of	such information exceed the total purchase pr	rice of the TI part(s) at issue in this	document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Feb-2014

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV1T125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LV1T125DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.2	1.55	4.0	8.0	Q3
SN74LV1T125DCKR	SC70	DCK	5	3000	180.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
SN74LV1T125DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3

www.ti.com 21-Feb-2014



\*All dimensions are nominal

7 III dilitotiono di o riorimidi											
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
SN74LV1T125DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0				
SN74LV1T125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0				
SN74LV1T125DCKR	SC70	DCK	5	3000	202.0	201.0	28.0				
SN74LV1T125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0				

DBV (R-PDSO-G5)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>