

Overview
The AD/DA Data Conversion Card was created to provide a set of Analog to Digital and Digital to Analog interfaces including an Audio CODEC interface. The High Speed Mezzanine Card (HSMC) can be used to develop DSP applications with Altera Development boards and Terasic Development boards (e.g.DE3) that feature the HSMC connector.
Specification
AD/DA Data Conversion Card
AD/DA Data Conversion Card connection to the Altera Stratix III Development Board
Resources
Title | Version | Size(KB) | Date Added | Download |
---|---|---|---|---|
Data Conversion HSMC reference manual | - | 712 | 2009-06-24 |
![]() |
The AD/DA Data Conversion CD includes a reference design which contains two sine waves that are generated by two instances of the Altera numerically controlled oscillator (NCO) MegaCore. One of these oscillators is running at 10 times the frequency of the other, but both of them have the same amplitude with each one covering 13 bits of dynamic range. From these blocks, the two sine waves output are converted from two’s complement binary to unsigned binary format which then are added together. The combined sine wave signal of 14-bits dynamic range is sent to a 14-bit D/A converter. The analog output of a D/A converter is connected via SMA Cable with the analog input of a 14-bit A/D converter. The A/D converter’s digital output is looped back to the FPGA device. The A/D is configured by the dip switches to deliver the data in unsigned format. The converted loopback data is captured by an instance of the SignalTap® II logic analyzer in the design for display and analysis.
The following figure below shows a high-level view of the reference design and how it interacts with the D/A and A/D converters on the AD/DA Data Conversion Card in the following sections.
You can use MATLAB software to analyze the data.
The following figure below is generated using SignalTap to capture and analyze data.
Kit Contents
The package of the AD/DA Data Conversion Card includes
Manufacturer BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20
Responsible person BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20
VEEK-MT2S is a development board based on the Cyclone V SX SoC Cyclone V SX SoC-5CSXFC6D6F31C6N chip. Included in addition to the board with programmable FPGA, there are also a 7-inch TFT touchscreen with a resolution of 800 x 480 pixels, 8 megapixel camera (3264 x 2448 pixels), light sensor IMU 9DOF sensor (accelerometer, gyroscope, magnetometer) . Terasic K0161
No product available!
No product available!
Terasic Spider is a six-legged robot rolling with 18 servos controlled by the Altera DE0-Nano-SoC board connecting the FPGA chip and the ARM Cortex-A9 processor. The set contains a complex robot and numerous accessories. P0425
Cyclone V E FPGA Video Development System
No product available!
No product available!
Terasic DE10-Lite is a cost-effective Altera MAX 10 based FPGA board. Kit contains lots of reference designs and software utilities for users to easily develop their applications based on these design resources
TerasIC SODIMM memory module with 18MB capacity and 550MHz operating frequency. The module is designed to work with Intel Stratix 10 FPGAs in evaluation kits such as TerasIC DE10-Pro-GX-280-4G and TerasIC DE10-Pro-GX-280-8G. TerasIC S0534
No product available!
No product available!
Development platform based on Intel MAX 10 FPGA. The system provides the user with 50,000 logical elements and 1638 kbits M9K and 5888 kbits Flash. The board contains components such as embedded USB-Blaster II, QSPI Flash, ADC connector, WS2812B RGB LED and 2x6 TMD connector. TerasiC T-Core P0633
No product available!
The DE10-Standard Development Kit presents a robust hardware design platform built around the Intel System-on-Chip (SoC) FPGA, which combines the latest dual-core Cortex-A9 embedded cores with industry-leading programmable logic for ultimate design flexibility. P0493
8 Mega Pixel Digital Camera Package with FMC interface
No product available!
DE1-SoC + 5 points multitouch display MTL2
Evaluation module with Intel Stratix 10 SoC processor with 2800K logic elements. The module has DDR4 SDRAM memory (up to 64 GB), built-in USB-Blaster II, Ethernet, microSD, miniUSB and expandable FMC/FMC+ connectors. TerasIC Apollo S10 SoM Board (P0630)
No product available!