Terasic DE0-Nano
Altera DE0 NANO Development and Education Board
Overview
The DE0-Nano board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.
The DE0-Nano has a collection of interfaces including two external GPIO headers to extend designs beyond the DE0-Nano board, on-board memory devices including SDRAM and EEPROM for larger data storage and frame buffering, as well as general user peripheral with LEDs and push-buttons.
The advantages of the DE0-Nano board include its size and weight, as well as its ability to be reconfigured without carrying superfluous hardware, setting itself apart from other general purpose development boards. In addition, for mobile designs where portable power is crucial, the DE0-Nano provides designers with three power scheme options including a USB mini-AB port, 2-pin external power header and two DC 5V pins.
Specification
Cyclone® IV EP4CE22F17C6N FPGA
- 22,320 Logic elements (LEs)
- 594 Embedded memory (Kbits)
- 66 Embedded 18 x 18 multipliers
- 4 General-purpose PLLs
- 153 Maximum FPGA I/O pins
Configuration Status and Set-Up Elements
- On-board USB-Blaster circuit for programming
- Altera serial configuration device – EPCS16
Expansion Header
- Two 40-pin Headers (GPIOs) provides 72 I/O pins
- Two 5V power pins, two 3.3V power pins and four ground pins
- One 26-pin header provides 16 digital I/O pins and 8 analog input pins to connect to analog sensors, etc
Memory Devices
- 32MB SDRAM
- 2Kb I2C EEPROM
General User Input/Output
- 8 green LEDs
- 2 debounced push-buttons
- 4 dip switches
G-Sensor
- ADI ADXL345, 3-axis accelerometer with high resolution (13-bit)
A/D Converter
- NS ADC128S022, 8-Channel, 12-bit A/D Converter
- 50 ksps to 200 ksps
Clock System
- On-board 50MHz clock oscillator
Power Supply
- USB Type mini-AB port (5V)
- Two DC 5V pins of the GPIO headers (5V)
- 2-pin external power header (3.6-5.7V)
Connect D5M
- Connect with 5-megapixel CMOS Sensor (D5M)
Connect LTM
- Connect with LCD Touch Screen Module (LTM)
![]()
Connect THDB-ADA
- Connect with Analog to Digital/Digital to Analog Conversion Daughter Card (THDB-ADA)
Layout
Resources
| Title | Version | Size(KB) | Date Added | Download |
|---|---|---|---|---|
| DE0_Nano_User_manual | - | 9200 | 2011-01-25 | ![]() |

Kit Contents

Code: P0082
Manufacturer BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20
Responsible person BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20
TerasIC DE0 is a complete evaluation kit based on the Cyclone III FPGA, designed for learning, testing, and implementing digital systems. It offers a wide range of interfaces and peripherals enabling the creation of complex projects for both educational and industrial purposes.
No product available!
[EDUCATIONAL PRICE] Terasic DE0 Board evaluation kit for Altera Cyclone III FPGA devices. It is equipped with all basic peripherals enabling research and evaluation work with FPGAs, including a JTAG programmer-configurator. The reduced price (compared to the standard Terasic DE0 version) applies exclusively to schools, universities, lecturers, pupils, and students.
No product available!
Altera DE0 NANO Development and Education Board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.
The Terasic LT24 is a 2.4” LCD touch module with 240(H) x 320(V) display resolution. It can be bundled with various Terasic FPGA development boards through the 2x20 GPIO interface. P0185
TerasIC SATA/SAS HSMC is a specialized expansion card enabling the implementation and testing of mass storage interfaces in FPGA systems. With support for SATA and SAS protocols and compatibility with advanced FPGA devices, it serves as a tool for developing data storage applications, compliance testing, and SoC system development.
No product available!
8 Mega Pixel Digital Camera Package with FMC interface
No product available!
Integrated single board computer with Cyclone V SoC core. SoC SoM includes DDR3 memory, Flash memory, energy management system, common interface controllers and disc software (BSP). Terasic P0581
No product available!
The A-Cute Car is an FPGA-based three-wheeled robotic car kit. This car can provide higher operation performance than the MCU based robotic car, because the FPGA provides more powerful computing power than the MCU. P0467
No product available!
Evaluation board with an Intel Agilex SoC featuring 1.4 million logic elements. The module includes sockets with built-in 32 GB DDR4 SO-DIMM memory, a QSFP28 connector, PCIe Gen 4x16, an integrated USB-Blaster II, and FMC/FMC+ connectors for expansion. TerasIC Apollo Agilex SOM (P0795)
No product available!
VEEK-MT2S is a development board based on the Cyclone V SX SoC Cyclone V SX SoC-5CSXFC6D6F31C6N chip. Included in addition to the board with programmable FPGA, there are also a 7-inch TFT touchscreen with a resolution of 800 x 480 pixels, 8 megapixel camera (3264 x 2448 pixels), light sensor IMU 9DOF sensor (accelerometer, gyroscope, magnetometer) . Terasic K0161
No product available!
TerasIC DVI-HSMC is an FPGA expansion card with a DVI transmitter and receiver, enabling support for high-resolution video signals in multimedia projects and image processing systems. With compatibility with Terasic and Altera platforms, it offers rapid deployment and testing of visual applications based on FPGA devices.
No product available!
FPGA starter kit equipped with Cyclone V GT with 301K LE and supports PCIe Gen 2x4. The board has 1 GB DDR3 memory, 64 MB SDRAM memory, UART-USB interface and extensions such as GPIO and Arduino. Terasic P0559
No product available!
Terasic Spider is a six-legged robot rolling with 18 servos controlled by the Altera DE0-Nano-SoC board connecting the FPGA chip and the ARM Cortex-A9 processor. The set contains a complex robot and numerous accessories. P0425
Programmable Logic IC Development Tools Cyclone V SE 5CSEMA4U23C6N + 800MHz Dual-core ARM Cortex-A9 processor. Terasic P0496
TerasIC NET is an HSMC-standard Ethernet module enabling rapid implementation of network communication in FPGA systems. With support for speeds from 10 Mb/s to 1 Gb/s and full integration with FPGA devices, it is a convenient tool for designing applications that require reliable network communication.
No product available!
TerasIC INK is a comprehensive hardware platform for developing and testing industrial FPGA-based applications, offering full support for serial communication and industrial Ethernet. The kit enables rapid development of automation and data transmission solutions in environments requiring high reliability.
No product available!
The TerasIC HDMI v1.4 (P0087) module enables the implementation of a complete HDMI transmit–receive chain in FPGA systems. With support for Full HD resolution, compliance with HDMI 1.4a, and included reference designs, it serves as a versatile solution for testing, learning, and deploying video transmission in embedded and multimedia applications.
No product available!
The TerasIC HDMI_TX P0084 module enables HDMI transmission using the HSMC interface in FPGA projects. Compatibility with the latest HDMI standards and the provided source code accelerate the development and testing of vision and multimedia applications in FPGA-based systems.
No product available!
[EDUCATIONAL PRICE] Terasic DE0 Board evaluation kit for Altera Cyclone III FPGA devices. It is equipped with all basic peripherals enabling research and evaluation work with FPGAs, including a JTAG programmer-configurator. The reduced price (compared to the standard Terasic DE0 version) applies exclusively to schools, universities, lecturers, pupils, and students.
Altera DE0 NANO Development and Education Board