zł462.81 tax excl.
Altera DE0 NANO Development and Education Board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.

ATTENTION! This product is for academic recipients (students and academic teachers) only!
After the ordering, please send us by e-mail the data listed below:
- the name and last name
- position (student, teacher)
- e-mail (with the University domain)
- University name
- Facultie / Section
- University address
- University phone no.
- End user application
The DE0-Nano board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.
The DE0-Nano has a collection of interfaces including two external GPIO headers to extend designs beyond the DE0-Nano board, on-board memory devices including SDRAM and EEPROM for larger data storage and frame buffering, as well as general user peripheral with LEDs and push-buttons.
The advantages of the DE0-Nano board include its size and weight, as well as its ability to be reconfigured without carrying superfluous hardware, setting itself apart from other general purpose development boards. In addition, for mobile designs where portable power is crucial, the DE0-Nano provides designers with three power scheme options including a USB mini-AB port, 2-pin external power header and two DC 5V pins.
Cyclone® IV EP4CE22F17C6N FPGA
- 22,320 Logic elements (LEs)
- 594 Embedded memory (Kbits)
- 66 Embedded 18 x 18 multipliers
- 4 General-purpose PLLs
- 153 Maximum FPGA I/O pins
Configuration Status and Set-Up Elements
- On-board USB-Blaster circuit for programming
- Altera serial configuration device – EPCS16
Expansion Header
- Two 40-pin Headers (GPIOs) provides 72 I/O pins
- Two 5V power pins, two 3.3V power pins and four ground pins
- One 26-pin header provides 16 digital I/O pins and 8 analog input pins to connect to analog sensors, etc
Memory Devices
- 32MB SDRAM
- 2Kb I2C EEPROM
General User Input/Output
- 8 green LEDs
- 2 debounced push-buttons
- 4 dip switches
G-Sensor
- ADI ADXL345, 3-axis accelerometer with high resolution (13-bit)
A/D Converter
NS ADC128S022, 8-Channel, 12-bit A/D Converter
50 ksps to 200 ksps
Clock System
On-board 50MHz clock oscillator
Power Supply
Connectivity:
Connect D5M
- Connect with 5-megapixel CMOS Sensor (D5M)
Connect LTM
- Connect with LCD Touch Screen Module (LTM)
![]()
Connect THDB-ADA
- Connect with Analog to Digital/Digital to Analog Conversion Daughter Card (THDB-ADA)
Layout
DE0-Nano Control Panel
DE0-Nano System Builder

Kit Contents
The DE0-Nano package includes:
Manufacturer BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20
Responsible person BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20
TerasIC DE0 is a complete evaluation kit based on the Cyclone III FPGA, designed for learning, testing, and implementing digital systems. It offers a wide range of interfaces and peripherals enabling the creation of complex projects for both educational and industrial purposes.
No product available!
[EDUCATIONAL PRICE] Terasic DE0 Board evaluation kit for Altera Cyclone III FPGA devices. It is equipped with all basic peripherals enabling research and evaluation work with FPGAs, including a JTAG programmer-configurator. The reduced price (compared to the standard Terasic DE0 version) applies exclusively to schools, universities, lecturers, pupils, and students.
No product available!
Altera DE0 NANO Development and Education Board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.
The Terasic LT24 is a 2.4” LCD touch module with 240(H) x 320(V) display resolution. It can be bundled with various Terasic FPGA development boards through the 2x20 GPIO interface. P0185
No product available!
TerasIC DE0 is a complete evaluation kit based on the Cyclone III FPGA, designed for learning, testing, and implementing digital systems. It offers a wide range of interfaces and peripherals enabling the creation of complex projects for both educational and industrial purposes.
No product available!
[EDUCATIONAL PRICE] FPGA starter kit equipped with Cyclone V GT with 301K LE and supports PCIe Gen 2x4. The board has 1 GB DDR3 memory, 64 MB SDRAM memory, UART-USB interface and extensions such as GPIO and Arduino. Terasic P0559
No product available!
[EDUCATIONAL PRICE] Terasic DE0 Board evaluation kit for Altera Cyclone III FPGA devices. It is equipped with all basic peripherals enabling research and evaluation work with FPGAs, including a JTAG programmer-configurator. The reduced price (compared to the standard Terasic DE0 version) applies exclusively to schools, universities, lecturers, pupils, and students.
The adapter is designed to connect boards with a PCIe connector to a computer. Can support PCIe Gen3 x4 interface. Terasic P0492
TerasIC ADA-HSMC is a high-performance AD/DA conversion card for FPGA systems, offering high precision and flexibility in DSP and communication applications. With support for HSMC and GPIO interfaces, it provides wide compatibility with Terasic and Altera development boards, enabling rapid development of signal processing systems.
No product available!
TerasIC TR4-230 (P0107) provides a development platform based on the Stratix IV GX FPGA, featuring a wide range of interfaces and support for PCI Express projects and high-speed DDR3 memory. The solution is designed for communication systems, ASIC prototyping, and applications requiring high logic resource capacity.
No product available!
Terasic HDMI-FMC is a HDMI transmitter/receiver daughter board with FMC (FPGA Mezzanine card) interface
TerasIC XSFP/SFP+HSMC (P0092) enables the development of 10G Ethernet systems based on the XAUI interface, featuring two SFP+ channels and a 156.25 MHz reference clock. Designed for integration with FPGA boards equipped with an HSMC connector — including Stratix IV GX and DE4 — the module is used in networking projects, data transmission applications, and high-throughput interface testing.
No product available!
Compact FPGA kit with Intel Arria 10 GX chip equipped with 8 GB DDR4-2133 memory and Thunderbolt 3 communication connector. Can be used directly on laptops or other portable devices. Academic version. Terasic FLIK P0642
No product available!
Compact FPGA kit with Intel Arria 10 GX chip equipped with 8 GB DDR4-2133 memory and Thunderbolt 3 communication connector. Can be used directly on laptops or other portable devices. Terasic FLIK P0642
No product available!
Development kit with Apollo S10 module and base board. Equipped with an Intel Stratix 10 SoC processor with 2800K logic elements, has a DDR4 SDRAM memory (up to 64 GB), built-in USB-Blaster II, Ethernet, microSD, miniUSB and QSFP connectors and USB type C. TerasIC Apollo Developer Kit (P0671)
No product available!
The Terasic DE25-Nano development board with Agilex™ 5 FPGA and ARM Cortex-A76/A55 HPS system is a modern platform for AI applications, vision processing, and embedded systems. A rich set of interfaces and memory, active cooling, and compact dimensions allow it to be used both in prototyping and in final industrial solutions.
No product available!
Computation accelerator module based on Intel® Agilex ™ FPGA. It has a PCI Express Gen 4.0 x16 slot, two 200G QSFP-DD connectors, and offers 32GB DDR4. Terasic DE10-Agilex (P0701)
No product available!
TerasIC SODIMM memory module with 18MB capacity and 550MHz operating frequency. The module is designed to work with Intel Stratix 10 FPGAs in evaluation kits such as TerasIC DE10-Pro-GX-280-4G and TerasIC DE10-Pro-GX-280-8G. TerasIC S0534
No product available!
Altera DE0 NANO Development and Education Board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.