![Terasic DE0-Nano [EDU] - zestaw startowy z układem FPGA z rodziny Cyclone IV firmy Altera Terasic DE0-Nano [EDU] - zestaw startowy z układem FPGA z rodziny Cyclone IV firmy Altera](https://kamami.pl/4338-large_default/terasic-de0-nano-p0082-edu.jpg)
![Terasic DE0-Nano [EDU] - zestaw startowy z układem FPGA z rodziny Cyclone IV firmy Altera Terasic DE0-Nano [EDU] - zestaw startowy z układem FPGA z rodziny Cyclone IV firmy Altera](https://kamami.pl/4338-large_default/terasic-de0-nano-p0082-edu.jpg)
zł462.81 tax excl.
Altera DE0 NANO Development and Education Board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.
ATTENTION! This product is for academic recipients (students and academic teachers) only!
After the ordering, please send us by e-mail the data listed below:
- the name and last name
- position (student, teacher)
- e-mail (with the University domain)
- University name
- Facultie / Section
- University address
- University phone no.
- End user application
The DE0-Nano board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.
The DE0-Nano has a collection of interfaces including two external GPIO headers to extend designs beyond the DE0-Nano board, on-board memory devices including SDRAM and EEPROM for larger data storage and frame buffering, as well as general user peripheral with LEDs and push-buttons.
The advantages of the DE0-Nano board include its size and weight, as well as its ability to be reconfigured without carrying superfluous hardware, setting itself apart from other general purpose development boards. In addition, for mobile designs where portable power is crucial, the DE0-Nano provides designers with three power scheme options including a USB mini-AB port, 2-pin external power header and two DC 5V pins.
Cyclone® IV EP4CE22F17C6N FPGA
- 22,320 Logic elements (LEs)
- 594 Embedded memory (Kbits)
- 66 Embedded 18 x 18 multipliers
- 4 General-purpose PLLs
- 153 Maximum FPGA I/O pins
Configuration Status and Set-Up Elements
- On-board USB-Blaster circuit for programming
- Altera serial configuration device – EPCS16
Expansion Header
- Two 40-pin Headers (GPIOs) provides 72 I/O pins
- Two 5V power pins, two 3.3V power pins and four ground pins
- One 26-pin header provides 16 digital I/O pins and 8 analog input pins to connect to analog sensors, etc
Memory Devices
- 32MB SDRAM
- 2Kb I2C EEPROM
General User Input/Output
- 8 green LEDs
- 2 debounced push-buttons
- 4 dip switches
G-Sensor
- ADI ADXL345, 3-axis accelerometer with high resolution (13-bit)
A/D Converter
NS ADC128S022, 8-Channel, 12-bit A/D Converter
50 ksps to 200 ksps
Clock System
On-board 50MHz clock oscillator
Power Supply
Connectivity:
Connect D5M
- Connect with 5-megapixel CMOS Sensor (D5M)
Connect LTM
- Connect with LCD Touch Screen Module (LTM)
![]()
Connect THDB-ADA
- Connect with Analog to Digital/Digital to Analog Conversion Daughter Card (THDB-ADA)
Layout
DE0-Nano Control Panel
DE0-Nano System Builder
Kit Contents
The DE0-Nano package includes:
Manufacturer BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20
Responsible person BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20
TerasIC DE0 is a complete evaluation kit based on the Cyclone III FPGA, designed for learning, testing, and implementing digital systems. It offers a wide range of interfaces and peripherals enabling the creation of complex projects for both educational and industrial purposes.
No product available!
[EDUCATIONAL PRICE] Terasic DE0 Board evaluation kit for Altera Cyclone III FPGA devices. It is equipped with all basic peripherals enabling research and evaluation work with FPGAs, including a JTAG programmer-configurator. The reduced price (compared to the standard Terasic DE0 version) applies exclusively to schools, universities, lecturers, pupils, and students.
No product available!
Altera DE0 NANO Development and Education Board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.
The Terasic LT24 is a 2.4” LCD touch module with 240(H) x 320(V) display resolution. It can be bundled with various Terasic FPGA development boards through the 2x20 GPIO interface. P0185
The XTS-FMC module is an extension for FPGA devices that allows access to communication channels via the SMA connector. P0401
No product available!
The Terasic VEEK-MT2 set provides a complete hardware-software platform for designing embedded and multimedia systems using FPGA chips. It enables the creation and testing of interactive, control, and measurement applications thanks to an extensive base of interfaces, memory, and sensors.
No product available!
The Terasic DE25-Nano development board with Agilex™ 5 FPGA and ARM Cortex-A76/A55 HPS system is a modern platform for AI applications, vision processing, and embedded systems. A rich set of interfaces and memory, active cooling, and compact dimensions allow it to be used both in prototyping and in final industrial solutions.
No product available!
TerasIC XSFP/SFP+HSMC (P0092) enables the development of 10G Ethernet systems based on the XAUI interface, featuring two SFP+ channels and a 156.25 MHz reference clock. Designed for integration with FPGA boards equipped with an HSMC connector — including Stratix IV GX and DE4 — the module is used in networking projects, data transmission applications, and high-throughput interface testing.
No product available!
[EDUCATIONAL PRICE] Terasic DE0 Board evaluation kit for Altera Cyclone III FPGA devices. It is equipped with all basic peripherals enabling research and evaluation work with FPGAs, including a JTAG programmer-configurator. The reduced price (compared to the standard Terasic DE0 version) applies exclusively to schools, universities, lecturers, pupils, and students.
Terasic DE10-Lite Board is a low-budget development board with the Altera MAX 10 FPGA chip. The board contains a number of components enabling learning and prototyping of projects based on FPGA chips
TerasIC SDI HSMC is a specialized module for FPGA projects in the field of video transmission, offering support for SDI and AES standards and full compatibility with HSMC platforms. It is ideal for developing broadcasting solutions, signal analyzers, and professional video applications.
The Terasic DE25-Nano development board with Agilex™ 5 FPGA and ARM Cortex-A76/A55 HPS system is a modern platform for AI applications, vision processing, and embedded systems. A rich set of interfaces and memory, active cooling, and compact dimensions allow it to be used both in prototyping and in final industrial solutions.
No product available!
TerasIC AD/DA Data Conversion Card is a universal analog-to-digital and digital-to-analog data conversion card designed for FPGA systems. With high sampling speed and a built-in audio codec, it is well-suited for DSP, telecommunications, and educational applications.
No product available!
FPGA starter kit equipped with Cyclone V GT with 301K LE and minicomputer with Intel Celeron Dual Core (64 GB eMMC, 4 GB RAM). The FPGA module has 1 GB DDR3 memory, 64 MB SDRAM memory, UART-USB interface and extensions such as GPIO and Arduino. Terasic P0650
No product available!
The DE10-Standard Development Kit presents a robust hardware design platform built around the Intel System-on-Chip (SoC) FPGA, which combines the latest dual-core Cortex-A9 embedded cores with industry-leading programmable logic for ultimate design flexibility. P0493
No product available!
TerasIC DVI-HSMC is an FPGA expansion card with a DVI transmitter and receiver, enabling support for high-resolution video signals in multimedia projects and image processing systems. With compatibility with Terasic and Altera platforms, it offers rapid deployment and testing of visual applications based on FPGA devices.
Terasic HDMI-FMC is a HDMI transmitter/receiver daughter board with FMC (FPGA Mezzanine card) interface
Evaluation board with an Intel Agilex SoC featuring 1.4 million logic elements. The module includes sockets with built-in 32 GB DDR4 SO-DIMM memory, a QSFP28 connector, PCIe Gen 4x16, an integrated USB-Blaster II, and FMC/FMC+ connectors for expansion. TerasIC Apollo Agilex SOM (P0795)
No product available!
DE1-SoC + 5 points multitouch display MTL2
Altera DE0 NANO Development and Education Board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.