TerasIC HSMC Debug & Loopback Connector
search
  • TerasIC HSMC Debug & Loopback Connector
ID: 177335
zł692.45
Tax included

zł562.97 tax excl.

The TerasIC P0057 kit enables testing, debugging, and signal simulation in systems using the HSMC interface. It is intended for design and diagnostic work with FPGA main boards and other systems equipped with an HSMC connector.

4 weeks
On request

Description

A set of debug and test cards designed for use with High-Speed Mezzanine Card (HSMC) interfaces. It enables signal analysis, connection verification, and data flow simulation in systems based on HSMC. The package includes two loopback cards and one debug card, which can be connected to any mainboard with a compatible HSMC interface. The set is used for FPGA system testing, baseboard design, and high-speed signal diagnostics.

Features

  • Compatibility with any system based on the HSMC interface
  • Debug card dimensions: 23.44 × 78.11 mm
  • Loopback card dimensions: 11.43 × 78.11 mm
  • Purpose: signal loop testing and signal analysis
  • Schematics available for download: HSMC_debug, HSMC_loopback

Included

  • 1 × HSMC debug card
  • 2 × HSMC loopback cards
177335

Manufacturer BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20

Responsible person BTC Korporacja sp. z o. o. Lwowska 5 05-120 Legionowo Poland sprzedaz@kamami.pl 22 767 36 20

Other products in the same category (16)